DatasheetsPDF.com

DS90UR124-Q1

Part Number	DS90UR124-Q1
Manufacturer	Texas Instruments
Description	5-MHz to 43-MHz DC-Balanced 24-Bit FPD-Link2 Serializer/Deserializer
Published	Apr 5, 2020
Detailed Description	Product Folder Sample & Buy Technical Documents Tools & Software Support & Community DS90UR124-Q1, DS90UR241-Q1 SNL...
Datasheet	DS90UR124-Q1 PDF File

Overview

Product Folder Sample & Buy Technical Documents Tools & Software Support & Community DS90UR124-Q1, DS90UR241-Q1 SNLS231O – SEPTEMBER 2006 – REVISED APRIL 2015 DS90URxxx-Q1 5-MHz to 43-MHz DC-Balanced 24-Bit FPD-Link II Serializer and Deserializer Chipset 1 Features •1 Supports Displays With 18-Bit Color Depth • 5-MHz to 43-MHz Pixel Clock • Automotive-Grade Product AEC-Q100 Grade 2 Qualified • 24:1 Interface Compression • Embedded Clock With DC Balancing Supports AC-Coupled Data Transmission • Capable to Drive up to 10 Meters Shielded Twisted-Pair Cable • No Reference Clock Required (Deserializer) • Meets ISO 10605 ESD – Greater than 8 kV HBM ESD Structure • Hot Plug Support • EMI Reduction – Serializer Accepts Spread Spectrum Input; Data Randomization and Shuffling on Serial Link; Deserializer Provides Adjustable PTO (Progressive Turnon) LVCMOS Outputs • @Speed BIST (Built-In Self-Test) to Validate LVDS Transmission Path • Individual Power-Down Controls for Both Transmitter and Receiver • Power Supply Range 3.
3 V ±10% • 48-Pin TQFP Package for Transmitter and 64-Pin TQFP Package for Receiver • Temperature Range: –40°C to 105°C • Backward-Compatible Mode With DS90C241/DS90C124 Applications Diagram Host (Graphics/Video Processor, ECU) Display (Infotainment, Instrument Cluster, CID) DE RGB Data Video Source Clock HSYNC DS90UR241 Serializer VSYNC (LVCMOS) FPD-Link II 1 Pair (LVDS) DE RGB Data DS90UR124 Deserializer Clock HSYNC VSYNC (LVCMOS) LCD 2 Applications • Automotive Central Information Displays • Automotive Instrument Cluster Displays • Automotive Heads-Up Displays • Remote Camera-Based Driver Assistance Systems 3 Description The DS90URxxx-Q1 chipset translates a 24-bit parallel bus into a fully transparent data/control FPDLink II LVDS serial stream with embedded clock information.
This chipset is ideally suited for driving graphical data to displays requiring 18-bit color depth: RGB666 + HS, VS, DE + three additional generalpurpose data chann...

Similar Datasheet

DS90UR124-Q1 5-MHz to 43-MHz DC-Balanced 24-Bit FPD-Link2 Serializer/Deserializer - Texas Instruments

@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)