DatasheetsPDF.com

HIP1011D

Renesas
Part Number HIP1011D
Manufacturer Renesas
Description Dual Slot PCI Hot Plug Controller
Published May 30, 2020
Detailed Description HIP1011D, HIP1011E Dual Slot PCI Hot Plug Controllers NOc1NTo-8nOR8taE8Rc-CEItNOCoTMOuErMMRTMESeNIcELhDNonEDriDcEwaDFlw...
Datasheet PDF File HIP1011D PDF File

HIP1011D
HIP1011D

Overview
HIP1011D, HIP1011E Dual Slot PCI Hot Plug Controllers NOc1NTo-8nOR8taE8Rc-CEItNOCoTMOuErMMRTMESeNIcELhDNonEDriDcEwaDFlwOSRwRuE.
ipPnNpLtEeoArWrsCt iCElD.
ceMEonSEmtIeNG/rTtNsacSt DATASHEET FN4725 Rev 5.
00 November 18, 2004 The HIP1011D, HIP1011E are the first ICs available for independent control of two PCI Hot-Plug slots.
The HIP1011D has all the features and functionality of two single PCI Hot-Plug slot controllers such as the HIP1011A but in the same foot print area.
Like the single slot HIP1011B, the HIP1011E does not monitor output voltage nor respond to undervoltage conditions.
The HIP1011D, HIP1011E are designed to be physically placed in close proximity to two adjacent PCI slots thus reducing layout complexity and placement costs in assembly.
The HIP1011D, HIP1011E provides independent power control to each slot and the addition of discrete power MOSFETs and a few passive components creates two complete power control solutions.
The IC integrates the +12V and -12V current sensing switches for each slot.
Overcurrent (OC) protection is provided by sensing the voltage across external current-sense resistors.
In addition, on-chip references are used to monitor the +5V, +3.
3V and +12V outputs for undervoltage (UV) conditions *.
The two PWRON inputs control the state of the switches, one each for slot A and slot B outputs.
During an OC condition on any output, or a UV condition on the +5V, +3.
3V or +12V outputs *, a LOW (0V) is asserted on the associated FLTN output and all associated switches are latched-off.
The outputs servicing the adjacent slot are unaffected.
The time to FLTN signal going LOW and MOSFET latch off is user determined by a single capacitor from each FLTN pin to ground.
This added feature enables the HIP1011D, HIP1011E to ignore system noise transients.
The FLTN latch is cleared when the PWRON input is toggled low again.
During initial power-up of the main VCC supply (+12V), the PWRON input is inhibited from turning on the switches, and the latc...


Similar Datasheet


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)