DatasheetsPDF.com

9ZXL0853E

Renesas
Part Number 9ZXL0853E
Manufacturer Renesas
Description 6 to 12-Output Buffers
Published Jun 4, 2020
Detailed Description 9ZXL06x2E/9ZXL08xxE/9ZXL12x2E 6 to 12-Output Buffers for PCIe Gen1–5 and UPI with SMBus Write Protect Datasheet The 9Z...
Datasheet PDF File 9ZXL0853E PDF File

9ZXL0853E
9ZXL0853E

Overview
9ZXL06x2E/9ZXL08xxE/9ZXL12x2E 6 to 12-Output Buffers for PCIe Gen1–5 and UPI with SMBus Write Protect Datasheet The 9ZXL revision E family of Zero-Delay/Fanout Buffers (ZDB, FOB) with SMBus Write Protect are 2nd-generation enhanced performance buffers for PCIe and CPU applications.
The devices have hardware SMBUS write protection to prevent accidental writes.
The family meets all published QPI/UPI, DB2000Q and PCIe Gen1–5 jitter specifications.
Devices range from 6 to 12 outputs, with each output having an OE# pin to support the PCIe CLKREQ# function for low power states.
All devices meet DB2000Q, DB1200ZL and DB800ZL jitter and skew requirements.
Applications ▪ Servers/High-performance Computing ▪ nVME Storage ▪ Networking ▪ Accelerators ▪ Industrial Control Key Specifications ▪ Fanout Buffer Mode additive phase jitter: • PCIe Gen5 CC, UPI > 20Gb/s < 24fs RMS • DB2000Q additive jitter < 39fs RMS • QPI/UPI 11.
4GB/s < 40fs RMS • IF-UPI additive jitter < 70fs RMS ▪ ZDB Mode phase jitter: • PCIe Gen5 CC, UPI > 20Gb/s < 22fs RMS • QPI/UPI 11.
4GB/s < 120fs RMS • IF-UPI additive jitter < 130fs RMS ▪ Cycle-to-cycle jitter < 50ps ▪ Output-to-output skew < 50ps Features ▪ SMBus Write Protect pin prevents SMBus against accidental writes ▪ 6–12 Low-power HCSL (LP-HCSL) outputs ▪ Integrated terminations eliminate up to 4 resistors per output pair ▪ Dedicated OE# pins support PCIe CLKREQ# function ▪ Up to 9 selectable SMBus addresses (9ZXL12xx, 9ZXL0853) ▪ Selectable PLL bandwidths minimizes jitter peaking in cascaded PLL topologies ▪ Hardware/SMBus control of ZDB and FOB modes allow change without power cycle ▪ Spread spectrum compatible ▪ 1–400MHz FOB operation (all devices) ▪ 100MHz and 133.
33MHz ZDB mode (9ZXL12xx, 9ZXL08xx) ▪ 100MHz ZDB mode (9ZXL06xx) ▪ -40°C to +85°C operating temperature range ▪ Packages: See Ordering Information for more details PCIe Cocking Architectures ▪ Common Clocked (CC) ▪ Independent Reference (IR) with and without spread spectrum (SRIS, SRNS)...


Similar Datasheet


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)