DatasheetsPDF.com

841N254B

Part Number	841N254B
Manufacturer	Renesas
Description	NG Crystal-to-LVDS/HCSL Clock Synthesizer
Published	Jun 4, 2020
Detailed Description	FemtoClock® NG Crystal-to-LVDS/ HCSL Clock Synthesizer 841N254B Datasheet Description The 841N254B is a 4-output clock...
Datasheet	841N254B PDF File

Overview

FemtoClock® NG Crystal-to-LVDS/ HCSL Clock Synthesizer 841N254B Datasheet Description The 841N254B is a 4-output clock synthesizer designed for S-RIO 1.
3 and 2.
0 reference clock applications.
The device generates four copies of a selectable 250MHz, 156.
25MHz, 125MHz or 100MHz clock signal with excellent phase jitter performance.
The four outputs are organized in two banks of two LVDS and two HCSL outputs.
The device uses IDT’s fourth generation FemtoClock® NG technology for an optimum of high clock frequency and low phase noise performance, combined with a low power consumption and high power supply noise rejection.
The synthesized clock frequency and the phase-noise performance are optimized for driving RIO 1.
3 and 2.
0 SerDes reference clocks.
The device supports 3.
3V and 2.
5V voltage supplies and is packaged in a small 32-lead VFQFN package.
The extended temperature range supports wireless infrastructure, telecommunication and networking end equipment requirements.
Function Table Features ▪ Fourth generation FemtoClock® (NG) technology ▪ Selectable 250MHz, 156.
25MHz, 125MHz or 100MHz output clock synthesized from a 25MHz fundamental mode crystal ▪ Four differential clock outputs (two LVDS and two HCSL outputs) ▪ Crystal interface designed for 25MHz, parallel resonant crystal ▪ RMS phase jitter at 156.
25MHz, using a 25MHz crystal (1MHz - 20MHz): 0.
27ps (typical) ▪ RMS phase jitter at 156.
25MHz, using a 25MHz crystal (12kHz - 20MHz): 0.
32ps (typical) ▪ Power supply noise rejection PSNR: -50dB (typical) ▪ LVCMOS interface levels for the frequency select input ▪ Full 3.
3V or 2.
5V supply voltage ▪ Lead-free (RoHS 6) packaging ▪ -40°C to 85°C ambient operating temperature Inputs F_SEL1 F_SEL0 Output Frequency with fXTAL = 25MHz 0 (default) 0 (default) 156.
25MHz 0 1 125MHz 1 0 100MHz 1 1 250MHz NOTE: F_SEL[1:0] are asynchronous controls.
Block Diagram ©2013–2023 Renesas Electronics Corporation 1 February 2, 2023 841N254B Datasheet Contents Descri...

Similar Datasheet

841N254B NG Crystal-to-LVDS/ HCSL Clock Synthesizer - IDT
841N254B NG Crystal-to-LVDS/HCSL Clock Synthesizer - Renesas

@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)