DatasheetsPDF.com

650R-07LF

Renesas
Part Number 650R-07LF
Manufacturer Renesas
Description NETWORKING CLOCK SOURCE
Published Jan 26, 2021
Detailed Description NETWORKING CLOCK SOURCE DATASHEET ICS650-07C Description The ICS650-07C is a low cost, low jitter, high performance cl...
Datasheet PDF File 650R-07LF PDF File

650R-07LF
650R-07LF

Overview
NETWORKING CLOCK SOURCE DATASHEET ICS650-07C Description The ICS650-07C is a low cost, low jitter, high performance clock synthesizer for networking applications.
Using analog Phase-Locked Loop (PLL) techniques, the device accepts a 12.
5 MHz or 25.
00 MHz clock or fundamental mode crystal input to produce multiple output clocks for networking chips, PCI devices, SDRAM, and ASICs.
The ICS650-07C outputs all have 0 ppm synthesis error.
See the MK74CB214, ICS551, and ICS552-01 for non-PLL buffer devices which produce multiple low-skew copies of these output clocks.
See the ICS570, ICS9112-16/17/18 for zero delay buffers that can synchronize outputs and other needed clocks.
Block Diagram Features • Packaged in 20-pin tiny SSOP (QSOP) • Pb (lead) free package • 12.
5 MHz or 25.
00 MHz fundamental crystal or clock input • Six output clocks with selectable frequencies • SDRAM frequencies of 67, 83, 100, and 133 MHz • Buffered crystal reference output • Zero ppm synthesis error in all clocks • Ideal for PMC-Sierra’s ATM switch chips • Full CMOS output swing with 25 mA output drive capability at TTL levels • Advanced, low power, sub-micron CMOS process • 3.
0 V to 5.
5 V operating voltage VDD 2 CLKA1 2 ACS1, 0 2 BCS1, 0 CCS Clock Synthesis and Control Circuitry 12.
5 MHz or 25.
00 MHz Crystal or Clock X1/ICLK X2 Clock Buffer/ Crystal Oscillator Optional crystal capacitors are shown and may be required for tuning of initial accuracy 2 GND /2 CLKA2 CLKB1 /2 CLKB2 CLKC1 CLKC2 REFOUT OE (all outputs) IDT™ / ICS™ NETWORKING CLOCK SOURCE 1 ICS650-07C REV D 102709 ICS650-07C NETWORKING CLOCK SOURCE CLOCK SYNTHESIZER Pin Assignment ACS0 1 X2 2 X1/ICLK 3 VDD 4 ACS1 5 GND 6 CLKC1 7 CLKC2 8 CLKB2 9 CLKB1 10 20 BCS1 19 BCS0 18 REFOUT 17 CLKA1 16 VDD 15 OE 14 GND 13 CLKA2 12 DC 11 CCS 20 pin (150 mil) SSOP Pin Descriptions Pin Name Pin Type Description 1 ACS0 Tri-level Input A clock select 0.
Selects outputs on CLKA1 and CLKA2...


Similar Datasheet


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)