DatasheetsPDF.com

GM71C17403CLT

Hynix Semiconductor

CMOS DRAM

Description The GM71C(S)17403C/CL is the new generation dynamic RAM organized 4,194,304 words x 4 bit. GM71C(S)17403C/CL...


Hynix Semiconductor

GM71C17403CLT

File Download Download GM71C17403CLT Datasheet


Description
Description The GM71C(S)17403C/CL is the new generation dynamic RAM organized 4,194,304 words x 4 bit. GM71C(S)17403C/CL has realized higher density, higher performance and various functions by utilizing advanced CMOS process technology. The GM71C(S)17403C/CL offers Extended Data Out (EDO) Mode as a high speed access mode. Multiplexed address inputs permit the GM71C(S)17403C/CL to be packaged in a standard 300 mil 24(26) pin SOJ and a standard 300mil 24(26) pin plastic TSOP II. The package size provides high system bit densities and is compatible with widely available automated testing and insertion equipment. System oriented features include single power supply 5V+/-10% tolerance, direct interfacing capability with high performance logic families such as Schottky TTL. Pin Configuration 24(26) SOJ GM71C(S)17403C/CL 4,194,304 WORDS x 4 BIT CMOS DYNAMIC RAM Features * 4,194,304 Words x 4 Bit Organization * Extended Data Out Mode Capability * Single Power Supply (5V+/-10%) * Fast Access Time & Cycle Time (Unit: ns) t t t t RAC CAC RC HPC GM71C(S)17403C/CL-5 50 13 84 20 GM71C(S)17403C/CL-6 60 15 104 25 GM71C(S)17403C/CL-7 70 18 124 30 * Low Power Active : 660/605/550mW (MAX) Standby : 11mW (CMOS level : MAX) : 0.83mW (L-version : MAX) * RAS Only Refresh, CAS before RAS Refresh, Hidden Refresh Capability * All inputs and outputs TTL Compatible * 2048 Refresh Cycles/32ms * 2048 Refresh Cycles/128ms (L-version) * Battery Backup Operation (L-version) * Test Function : 16...




Similar Datasheet




@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)