DatasheetsPDF.com

SN65DSI83-Q1

Part Number	SN65DSI83-Q1
Manufacturer	Texas Instruments
Description	Automotive Single-Channel MIPI DSI to Single-Link LVDS Bridge
Published	Dec 25, 2022
Detailed Description	Product Folder Order Now Technical Documents Tools & Software Support & Community SN65DSI83-Q1 SLLSEW7A – DECEMBER ...
Datasheet	SN65DSI83-Q1 PDF File

Overview

Product Folder Order Now Technical Documents Tools & Software Support & Community SN65DSI83-Q1 SLLSEW7A – DECEMBER 2016 – REVISED JUNE 2018 SN65DSI83-Q1 Automotive Single-Channel MIPI® DSI to Single-Link LVDS Bridge 1 Features •1 Qualified for Automotive Applications • AEC-Q100 Qualified With the Following Results: – Device Temperature Grade 2: –40°C to +105°C Ambient Operating Temperature – Device HBM ESD Classification Level 3A – Device CDM ESD Classification Level C6 • Implements MIPI® D-PHY Version 1.
00.
00 Physical Layer Front-End and Display Serial Interface (DSI) Version 1.
02.
00 • Single-Channel DSI Receiver Configurable for One, Two, Three, or Four D-PHY Data Lanes Per Channel Operating up to 1 Gbps Per Lane • Supports 18-bpp and 24-bpp DSI Video Packets with RGB666 and RGB888 Formats • Maximum Resolution up to 60 fps WUXGA 1920 × 1200 at 18 bpp and 24 bpp Color With Reduced Blanking.
Suitable for 60 fps 1366 × 768 / 1280 × 800 at 18 bpp and 24 bpp • Output for Single-Link LVDS • Supports Single Channel DSI to Single-Link LVDS Operating Mode • LVDS Output Clock Range of 25 MHz to 154 MHz • LVDS Pixel Clock May be Sourced from FreeRunning Continuous D-PHY Clock or External Reference Clock (REFCLK) • 1.
8-V Main VCC Power Supply • Low Power Features Include SHUTDOWN Mode, Reduced LVDS Output Voltage Swing, Common Mode, and MIPI Ultra-Low Power State (ULPS) Support • LVDS Channel SWAP, LVDS PIN Order Reverse Feature for Ease of PCB Routing • Packaged in 64-pin 10-mm × 10-mm HTQFP (PAP) PowerPAD™ IC Package 3 Description The SN65DSI83-Q1 DSI-to-LVDS bridge features a single-channel MIPI D-PHY receiver front-end configuration with four lanes per channel operating at 1 Gbps per lane and a maximum input bandwidth of 4 Gbps.
The bridge decodes MIPI DSI 18-bpp RGB666 and 24-bpp RGB888 packets and converts the formatted video data-stream to an LVDS output operating at pixel clocks operating from 25 MHz to 154 MHz, offering a Single-Link LVDS with four data lanes ...

Similar Datasheet

SN65DSI83-Q1 Automotive Single-Channel MIPI DSI to Single-Link LVDS Bridge - Texas Instruments

@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)