DatasheetsPDF.com

IS61DDP2B22M18C

Part Number	IS61DDP2B22M18C
Manufacturer	ISSI
Description	36Mb DDR-IIP CIO SYNCHRONOUS SRAM
Published	Feb 18, 2024
Detailed Description	IS61DDP2B22M18C/C1/C2 IS61DDP2B21M36C/C1/C2 2Mx18, 1Mx36 36Mb DDR-IIP (Burst 2) CIO SYNCHRONOUS SRAM (2.0 Cycle Read Lat...
Datasheet	IS61DDP2B22M18C PDF File

Overview

IS61DDP2B22M18C/C1/C2 IS61DDP2B21M36C/C1/C2 2Mx18, 1Mx36 36Mb DDR-IIP (Burst 2) CIO SYNCHRONOUS SRAM (2.
0 Cycle Read Latency) JANUARY 2017 FEATURES DESCRIPTION  1Mx36 and 2Mx18 configuration available.
 Common I/O read and write ports.
 Max.
500 MHz clock for high bandwidth  Synchronous pipeline read with self-timed late write operation.
 Double Data Rate (DDR) interface for read and write input ports.
The 36Mb IS61DDP2B21M36C/C1/C2 and IS61DDP2B22M18C/C1/C2 are synchronous, high-performance CMOS static random access memory (SRAM) devices.
These SRAMs have a common I/O bus.
The rising edge of K clock initiates the read/write operation, and all internal operations are selftimed.
Ref...

Similar Datasheet

IS61DDP2B22M18A 36Mb DDR-IIP (Burst 2) CIO SYNCHRONOUS SRAM - Integrated Silicon Solution
IS61DDP2B22M18A1 36Mb DDR-IIP (Burst 2) CIO SYNCHRONOUS SRAM - Integrated Silicon Solution
IS61DDP2B22M18A2 36Mb DDR-IIP (Burst 2) CIO SYNCHRONOUS SRAM - Integrated Silicon Solution
IS61DDP2B22M18C 36Mb DDR-IIP CIO SYNCHRONOUS SRAM - ISSI
IS61DDP2B22M18C1 36Mb DDR-IIP CIO SYNCHRONOUS SRAM - ISSI
IS61DDP2B22M18C2 36Mb DDR-IIP CIO SYNCHRONOUS SRAM - ISSI

Since 2006. D4U Semicon,
Electronic Components Datasheet Search Site. (Privacy Policy & Contact)