DatasheetsPDF.com

FM24C16U

Fairchild Semiconductor
Part Number FM24C16U
Manufacturer Fairchild Semiconductor
Description 16K-Bit Standard 2-Wire Bus Interface Serial EEPROM
Published Mar 30, 2005
Detailed Description FM24C16U/17U – 16K-Bit Standard 2-Wire Bus Interface Serial EEPROM August 2000 FM24C16U/17U – 16K-Bit Standard 2-Wire ...
Datasheet PDF File FM24C16U PDF File

FM24C16U
FM24C16U

Overview
FM24C16U/17U – 16K-Bit Standard 2-Wire Bus Interface Serial EEPROM August 2000 FM24C16U/17U – 16K-Bit Standard 2-Wire Bus Interface Serial EEPROM General Description The FM24C16U/17U devices are 16,384 bits of CMOS nonvolatile electrically erasable memory.
These devices conform to all specifications in the Standard IIC 2-wire protocol.
They are designed to minimize device pin count and simplify PC board layout requirements.
The upper half (upper 8Kbit) of the memory of the FM24C17U can be write protected by connecting the WP pin to VCC.
This section of memory then becomes unalterable unless WP is switched to VSS.
This communications protocol uses CLOCK (SCL) and DATA I/O (SDA) lines to synchronously clock data between the master (for example a microprocessor) and the slave EEPROM device(s).
The Standard IIC protocol allows for a maximum of 16K of EEPROM memory which is supported by the Fairchild family in 2K, 4K, 8K, and 16K devices, allowing the user to configure the memory as the application requires with any combination of EEPROMs.
In order to implement higher EEPROM memory densities on the IIC bus, the Extended IIC protocol must be used.
(Refer to the FM24C32 or FM24C65 datasheets for more information.
) Fairchild EEPROMs are designed and tested for applications requiring high endurance, high reliability and low power consumption.
Features I Extended operating voltage 2.
7V – 5.
5V I 400 KHz clock frequency (F) at 2.
7V - 5.
5V I 200µA active current typical 10µA standby current typical 1µA standby current typical (L) 0.
1µA standby current typical (LZ) I IIC compatible interface – Provides bi-directional data transfer protocol I Sixteen byte page write mode – Minimizes total write time per byte I Self timed write cycle Typical write cycle time of 6ms I Hardware Write Protect for upper half (FM24C17U only) I Endurance: 1,000,000 data changes I Data retention greater than 40 years I Packages available: 8-pin DIP, 8-pin SO, and 8-pin TSSOP I Available in three temper...


Similar Datasheet


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)