DatasheetsPDF.com

IDT72520

Part Number	IDT72520
Manufacturer	Integrated Device Technology
Description	BUS-MATCHING BIDIRECTIONAL FIFO 512 x 18-BIT . 1024 x 9-BIT 1024 x 18-BIT . 2048 x 9-BIT
Published	Apr 4, 2005
Detailed Description	Integrated Device Technology, Inc. BUS-MATCHING BIDIRECTIONAL FIFO 512 x 18-BIT – 1024 x 9-BIT 1024 x 18-BIT – 2048 x 9...
Datasheet	IDT72520 PDF File

Overview

Integrated Device Technology, Inc.
BUS-MATCHING BIDIRECTIONAL FIFO 512 x 18-BIT – 1024 x 9-BIT 1024 x 18-BIT – 2048 x 9-BIT DESCRIPTION: IDT72510 IDT72520 FEATURES: • Two side-by-side FIFO memory arrays for bidirectional data transfers • 512 x 18-Bit – 1024 x 9-Bit (IDT72510) • 1024 x 18-Bit – 2048 x 9-Bit (IDT72520) • 18-bit data bus on Port A side and 9-bit data bus on Port B side • Can be configured for 18-to-9-bit, 36-to-9-bit, or 36-to-18bit communication • Fast 25ns access time • Fully programmable standard microprocessor interface • Built-in bypass path for direct data transfer between two ports • Two fixed flags, Empty and Full, for both the A-to-B and the B-to-A FIFO • Two programmable flags, Almost-Empty and Almost-Full for each FIFO • Programmable flag offset can be set to any depth in the FIFO • Any of the eight internal flags can be assigned to four external flag pins • Flexible reread/rewrite capabilities.
• On-chip parity checking and generation • Standard DMA control pins for data exchange with peripherals • IDT72510 and IDT72520 available in the the 52-pin PLCC package The IDT72510 and IDT72520 are highly integrated firstin, first-out memories that enhance processor-to-processor and processor-to-peripheral communications.
IDT BiFIFOs integrate two side-by-side memory arrays for data transfers in two directions.
The BiFIFOs have two ports, A and B, that both have standard microprocessor interfaces.
All BiFIFO operations are controlled from the 18-bit wide Port A.
The BiFIFOs incorporate bus matching logic to convert the 18-bit wide memory data paths to the 9-bit wide Port B data bus.
The BiFIFOs have a bypass path that allows the device connected to Port A to pass messages directly to the Port B device.
Ten registers are accessible through Port A, a Command Register, a Status Register, and eight Configuration Registers.
The IDT BiFIFOs have programmable flags.
Each FIFO memory array has four internal flags, Empty, Almost-Empty, Almost-Full and Fu...

Similar Datasheet

IDT72510 BUS-MATCHING BIDIRECTIONAL FIFO 512 x 18-BIT . 1024 x 9-BIT 1024 x 18-BIT . 2048 x 9-BIT - Integrated Device Technology
IDT72511 PARALLEL BIDIRECTIONAL FIFO 512 x 18 & 1024 x 18 - Integrated Device Technology
IDT72520 BUS-MATCHING BIDIRECTIONAL FIFO 512 x 18-BIT . 1024 x 9-BIT 1024 x 18-BIT . 2048 x 9-BIT - Integrated Device Technology
IDT72521 PARALLEL BIDIRECTIONAL FIFO 512 x 18 & 1024 x 18 - Integrated Device Technology

@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)