DatasheetsPDF.com

S524L50X51

Samsung semiconductor
Part Number S524L50X51
Manufacturer Samsung semiconductor
Description 16K-bit Serial EEPROM
Published Apr 7, 2005
Detailed Description S524L50X51 16K-bit Serial EEPROM Data Sheet OVERVIEW The S524L50X51 serial EEPROM has a 16 Kbits (2,048 bytes) capacity...
Datasheet PDF File S524L50X51 PDF File

S524L50X51
S524L50X51

Overview
S524L50X51 16K-bit Serial EEPROM Data Sheet OVERVIEW The S524L50X51 serial EEPROM has a 16 Kbits (2,048 bytes) capacity, supporting the standard I2C™-bus serial interface.
It is fabricated using Samsung’s most advanced CMOS technology.
One of its major features is a hardware-based write protection circuit for the entire memory area.
Hardware-based write protection is controlled by the state of the write-protect (WP) pin.
Using one-page write mode, you can load up to 16 bytes of data into the EEPROM in a single write operation.
Another significant feature of the S524L50X51 is its support for fast mode and standard mode.
FEATURES I2C-Bus Interface • • Two-wire serial interface Automatic word address increment Operating Characteristics • • Operating voltage: 2.
0 V to 5.
5 V Operating current — Maximum write current: < 3 mA at 5.
5 V EEPROM • • • • • • • 16 Kbits (2,048 bytes) storage area 16-byte page buffer Typical 3 ms write cycle time with auto-erase function Hardware-based write protection for the entire EEPROM (using the WP pin) EEPROM programming voltage generated on chip 1,000,000 erase/write cycles 100 years data retention • • — Maximum read current: < 200 µA at 5.
5 V — Maximum stand-by current: < 2 µA at 2.
0 V Operating temperature range — – 25°C to + 70°C (commercial) — – 40°C to + 85°C (industrial) • Operating clock frequencies — 100 kHz at standard mode — 400 kHz at fast mode Electrostatic discharge (ESD) — 5,000 V (HBM) — 400 V (MM) Packages • 8-pin DIP, SOP, and TSSOP 5-1 S524L50X51 SERIAL EEPROM DATA SHEET SDA Start/Stop Logic HV Generation Timing Control WP Control Logic SCL Slave Address Comparator Word Address Pointer Row decoder EEPROM Cell Array 2,048 x 8 bits A0 A1 A2 Column Decoder Data Register DOUT and ACK Figure 5-1.
S524L50X51 Block Diagram 5-2 DATA SHEET S524L50X51 SERIAL EEPROM VCC WP SCL SDA S524L50X51 A0 A1 A2 VSS NOTE: The S524L50X51 is available in 8-pin DIP, SOP, and TSSOP package.
Figure 5-2.
Pin Assignme...


Similar Datasheet


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)