DatasheetsPDF.com

W147

Part Number W147
Manufacturer Cypress Semiconductor
Title Frequency Generator
Description W147G Reference Clock: 3.3V 14.318-MHz clock output. This pin doubles as the select strap for APIC clock frequency. If strapped LOW during power...
Features
• Maximized EMI suppression using Cypress’s Spread Spectrum Technology
• Low jitter and tightly controlled clock skew
• Highly integrated device providing clocks required for CPU, core logic, and SDRAM
• Three copies of CPU clock at 66/100 MHz
• Nine copies of 100-MHz SDRAM clocks
• Eight copies of ...

File Size 140.74KB
Datasheet W147 PDF File







Similar Datasheet

W1411LC300 : Date:- 4th July, 2014 Data Sheet Issue:- 2 Rectifier Diode Types W1411LC300 to W1411LC360 Previous Type No.: SW32-36CXC595 Absolute Maximum Ratings VRRM VRSM VOLTAGE RATINGS Repetitive peak reverse voltage, (note 1) Non-repetitive peak reverse voltage, (note 1) MAXIMUM LIMITS 3000-3600 3100-3700 UNITS V V OTHER RATINGS IF(AV)M IF(AV)M IF(RMS)M IF(d.c.) IFSM IFSM2 I2t I2t Tj op Tstg Maximum average forward current, Tsink=55°C, (note 2) Maximum average forward current. Tsink=100°C, (note 2) Nominal RMS forward current, Tsink=25°C, (note 2) D.C. forward current, Tsink=25°C, (note 3) Peak non-repetitive surge tp=10ms, Vrm=60%VRRM, (note 4) Peak non-repetitive surge tp=10ms, Vrm10V, (no.

W1411LC360 : Date:- 4th July, 2014 Data Sheet Issue:- 2 Rectifier Diode Types W1411LC300 to W1411LC360 Previous Type No.: SW32-36CXC595 Absolute Maximum Ratings VRRM VRSM VOLTAGE RATINGS Repetitive peak reverse voltage, (note 1) Non-repetitive peak reverse voltage, (note 1) MAXIMUM LIMITS 3000-3600 3100-3700 UNITS V V OTHER RATINGS IF(AV)M IF(AV)M IF(RMS)M IF(d.c.) IFSM IFSM2 I2t I2t Tj op Tstg Maximum average forward current, Tsink=55°C, (note 2) Maximum average forward current. Tsink=100°C, (note 2) Nominal RMS forward current, Tsink=25°C, (note 2) D.C. forward current, Tsink=25°C, (note 3) Peak non-repetitive surge tp=10ms, Vrm=60%VRRM, (note 4) Peak non-repetitive surge tp=10ms, Vrm10V, (no.

W144 : Free-running CPU Clock: Output voltage swing is controlled by the voltage applied to VDDQ2. See Tables 2 and 6 for detailed frequency information. CPU Clock Output 1: This CPU clock output is controlled by the CLK_STOP# control pin. Output voltage swing is controlled by voltage applied to VDDQ2. PCI Clock Outputs 2 through 5: These four PCI clock outputs are controlled by the PCI_STOP# control pin. Output voltage swing is controlled by voltage applied to VDDQ3. Fixed PCI Clock Output: As an output. frequency is set by the FS0:3 inputs or through serial input interface, see Tables 2 and 6. This output is affected by the PCI_STOP# input. When an input, latches data selecting the frequency of t.

W147G : W147G Reference Clock: 3.3V 14.318-MHz clock output. This pin doubles as the select strap for APIC clock frequency. If strapped LOW during power up, APIC clock runs at half PCI clock speed. Otherwise, APIC clocks run at PCI clock speed. Crystal Input: This pin has dual functions. It can be used as an external 14.318-MHz crystal connection as an external reference frequency input. Crystal Output: An input connection for an external 14.318-MHz crystal. If using an external reference, this pin must be left unconnected. PCI Clock 0 through 7: 3.3V 33-MHz PCI clock outputs. PCI1:7 can be individually turned off via I2C interface. 66-MHz Clock Output: 3.3V fixed 66-MHz clock. USB Clock Output: 3.

W149 : CPU Clock Outputs: See Tables 2 and 6 for detailed frequency information. Output voltage swing is controlled by voltage applied to VDDQ2. PCI Clock Outputs 1 through 5: These five PCI clock outputs are controlled by the PCI_STOP# control pin. Output voltage swing is controlled by voltage applied to VDDQ3. Fixed PCI Clock Output: Frequency is set by the FS0:1 inputs or through serial input interface, see Tables 2 and 6. This output is not affected by the PCI_STOP# input. Upon power-up the mode input will be latched, which will determine the function of pin 2, REF0/(PCI_STOP#). See Table 1. Output Enable Input: When brought LOW, all outputs are placed in a high-impedance state. When brought HI.

W14B : www.DataSheet4U.com W14B January 1995 14 Lead Ceramic Flatpack NS Package Number W14B All dimensions are in inches LIFE SUPPORT POLICY NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION As used herein 1 Life support devices or systems are devices or systems which (a) are intended for surgical implant into the body or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user National Semicon.

W14NB50 : www.DataSheet4U.com ® STW14NB50 N-CHANNEL 500V - 0.40 Ω - 14A - TO-247 PowerMESH™ MOSFET PRELIMINARY DATA TYPE STW14NB50 s s s s V DSS 500 V R DS(on) 0.45 Ω ID 14 A TYPICAL RDS(on) = 0.40 Ω EXTREMELY HIGH dv/dt CAPABILITY 100% AVALANCHE TESTED GATE CHARGE MINIMIZED 3 2 1 Using the latest high voltage MESH OVERLAY™ process, STMicroelectronics has designed an advanced family of power MOSFETs with outstanding performances. The new patent pending strip layout coupled with the Company’s proprietary edge termination structure, gives the lowest RDS(on) per area, exceptional avalanche and dv/dt capabilities and unrivalled gate charge and switching characteristics. APPLICATIONS SWITCH MODE .

W14NC50 : The PowerMESH™II is the evolution of the first generation of MESH OVERLAY™. The layout refinements introduced greatly improve the Ron*area figure of merit while keeping the device at the leading edge for what concerns switching speed, gate charge and ruggedness. APPLICATIONS SWITCH MODE POWER SUPPLIES (SMPS) s HIGH CURRENT, HIGH SPEED SWITCHING s DC-AC CONVERTERS FOR WELDING EQUIPMENT AND UNINTERRUPTIBLE POWER SUPPLIES AND MOTOR DRIVE s TO-247 INTERNAL SCHEMATIC DIAGRAM ABSOLUTE MAXIMUM RATINGS Symbol VDS VDGR VGS ID ID IDM (q) PTOT dv/dt(1) Tstg Tj Parameter Drain-source Voltage (VGS = 0) Drain-gate Voltage (RGS = 20 kΩ) Gate- source Voltage Drain Current (continuos) at TC = 25°C Drain C.

W14NK50Z : The SuperMESH™ series is obtained through an extreme optimization of ST’s well established strip-based PowerMESH™ layout. In addition to pushing on-resistance significantly down, special care is taken to ensure a very good dv/dt capability for the most demanding applications. Such series complements ST full range of high voltage MOSFETs including revolutionary MDmesh™ products. Applications ■ Switching application 3 2 1 TO-220 TO-247 123 I2PAK 3 2 1 TO-220FP 3 1 D2PAK Internal schematic diagram Order codes Part number STP14NK50Z STP14NK50ZFP STB14NK50ZT4 STB14NK50Z-1 STW14NK50Z July 2006 Marking P14NK50Z P14NK50ZFP B14NK50Z B14NK50Z W14NK50Z Package TO-220 TO-220FP D2PAK I2PAK TO-247 .




Since 2006. D4U Semicon,
Electronic Components Datasheet Search Site. (Privacy Policy & Contact)