DatasheetsPDF.com

PDSP16515MA Datasheet PDF

Mitel Networks Corporation
Part Number PDSP16515MA
Manufacturer Mitel Networks Corporation
Title Stand Alone FFT Processor
Description Data input during real only mode. The real component in complex data mode. When DEF is active AUX15:0 are used to define the operating mode as def...
Features q q q q q q q q Ordering Information q Completely self contained FFT Processor Pin and functionally compatible with the PDSP16510A Expanded width internal RAM supports up to 1024 complex points 18 bit internal data bus with block floating point arithmetic for increased dynamic range 500 MIP opera...

File Size 289.47KB
Datasheet PDF File PDSP16515MA PDF File


PDSP16515MA PDSP16515MA PDSP16515MA




Similar Ai Datasheet

PDSP16510A : Data input during real only mode. The real component in complex data mode. When DEF is active AUX15:0 are used to define the operating mode as defined in Table 3. When DEF is in-active AUX15:0 either provide the 16 bit imaginary component of complex input data, or a second set of real only inputs. These pins output the real component of the transformed data when DAV and DEN are active. Otherwise they are high impedance. These pins output the imaginary component of the transformed data when DAV and DEN are active. Otherwise they are high impedance. The high going edge of DEF is used to internally latch the contents of AUX15:0, which then define the operating mode. In the simplest system DEF i.

PDSP16510AA0AC : Data input during real only mode. The real component in complex data mode. When DEF is active AUX15:0 are used to define the operating mode as defined in Table 3. When DEF is in-active AUX15:0 either provide the 16 bit imaginary component of complex input data, or a second set of real only inputs. These pins output the real component of the transformed data when DAV and DEN are active. Otherwise they are high impedance. These pins output the imaginary component of the transformed data when DAV and DEN are active. Otherwise they are high impedance. The high going edge of DEF is used to internally latch the contents of AUX15:0, which then define the operating mode. In the simplest system DEF i.

PDSP16510AA0GC : Data input during real only mode. The real component in complex data mode. When DEF is active AUX15:0 are used to define the operating mode as defined in Table 3. When DEF is in-active AUX15:0 either provide the 16 bit imaginary component of complex input data, or a second set of real only inputs. These pins output the real component of the transformed data when DAV and DEN are active. Otherwise they are high impedance. These pins output the imaginary component of the transformed data when DAV and DEN are active. Otherwise they are high impedance. The high going edge of DEF is used to internally latch the contents of AUX15:0, which then define the operating mode. In the simplest system DEF i.

PDSP16510AB0AC : Data input during real only mode. The real component in complex data mode. When DEF is active AUX15:0 are used to define the operating mode as defined in Table 3. When DEF is in-active AUX15:0 either provide the 16 bit imaginary component of complex input data, or a second set of real only inputs. These pins output the real component of the transformed data when DAV and DEN are active. Otherwise they are high impedance. These pins output the imaginary component of the transformed data when DAV and DEN are active. Otherwise they are high impedance. The high going edge of DEF is used to internally latch the contents of AUX15:0, which then define the operating mode. In the simplest system DEF i.

PDSP16510AB0GC : Data input during real only mode. The real component in complex data mode. When DEF is active AUX15:0 are used to define the operating mode as defined in Table 3. When DEF is in-active AUX15:0 either provide the 16 bit imaginary component of complex input data, or a second set of real only inputs. These pins output the real component of the transformed data when DAV and DEN are active. Otherwise they are high impedance. These pins output the imaginary component of the transformed data when DAV and DEN are active. Otherwise they are high impedance. The high going edge of DEF is used to internally latch the contents of AUX15:0, which then define the operating mode. In the simplest system DEF i.

PDSP16510AC0AC : Data input during real only mode. The real component in complex data mode. When DEF is active AUX15:0 are used to define the operating mode as defined in Table 3. When DEF is in-active AUX15:0 either provide the 16 bit imaginary component of complex input data, or a second set of real only inputs. These pins output the real component of the transformed data when DAV and DEN are active. Otherwise they are high impedance. These pins output the imaginary component of the transformed data when DAV and DEN are active. Otherwise they are high impedance. The high going edge of DEF is used to internally latch the contents of AUX15:0, which then define the operating mode. In the simplest system DEF i.

PDSP16510AC0GC : Data input during real only mode. The real component in complex data mode. When DEF is active AUX15:0 are used to define the operating mode as defined in Table 3. When DEF is in-active AUX15:0 either provide the 16 bit imaginary component of complex input data, or a second set of real only inputs. These pins output the real component of the transformed data when DAV and DEN are active. Otherwise they are high impedance. These pins output the imaginary component of the transformed data when DAV and DEN are active. Otherwise they are high impedance. The high going edge of DEF is used to internally latch the contents of AUX15:0, which then define the operating mode. In the simplest system DEF i.

PDSP16510AMA : Data input during real only mode, The real component in complex data mode. When DEF is active AUX15:0 are used to define the operating mode as defined in Table 3. When DEF is in-active AUX15:0 either provide the 16 bit imaginary component of complex input data, or a second set of real only inputs. These pins output the real component of the transformed data when DAV and DEN are active. Otherwise they are high impedance. These pins output the imaginary component of the transformed data when DAV and DEN are active. Otherwise they are high impedance. The high going edge of DEF is used to internally latch the contents of AUX15:0, which then define the operating mode. In the simplest system DEF i.

PDSP16510AMA : Data input during real only mode, The real component in complex data mode. When DEF is active AUX15:0 are used to define the operating mode as defined in Table 3. When DEF is in-active AUX15:0 either provide the 16 bit imaginary component of complex input data, or a second set of real only inputs. These pins output the real component of the transformed data when DAV and DEN are active. Otherwise they are high impedance. These pins output the imaginary component of the transformed data when DAV and DEN are active. Otherwise they are high impedance. The high going edge of DEF is used to internally latch the contents of AUX15:0, which then define the operating mode. In the simplest system DEF i.

PDSP16510AMAAC1R : Data input during real only mode, The real component in complex data mode. When DEF is active AUX15:0 are used to define the operating mode as defined in Table 3. When DEF is in-active AUX15:0 either provide the 16 bit imaginary component of complex input data, or a second set of real only inputs. These pins output the real component of the transformed data when DAV and DEN are active. Otherwise they are high impedance. These pins output the imaginary component of the transformed data when DAV and DEN are active. Otherwise they are high impedance. The high going edge of DEF is used to internally latch the contents of AUX15:0, which then define the operating mode. In the simplest system DEF i.

PDSP16510AMAGCPR : Data input during real only mode, The real component in complex data mode. When DEF is active AUX15:0 are used to define the operating mode as defined in Table 3. When DEF is in-active AUX15:0 either provide the 16 bit imaginary component of complex input data, or a second set of real only inputs. These pins output the real component of the transformed data when DAV and DEN are active. Otherwise they are high impedance. These pins output the imaginary component of the transformed data when DAV and DEN are active. Otherwise they are high impedance. The high going edge of DEF is used to internally latch the contents of AUX15:0, which then define the operating mode. In the simplest system DEF i.

PDSP16510GCPR : Data input during real only mode. The real component in complex data mode. When DEF is active AUX15:0 are used to define the operating mode as defined in Table 3. When DEF is in-active AUX15:0 either provide the 16 bit imaginary component of complex input data, or a second set of real only inputs. These pins output the real component of the transformed data when DAV and DEN are active. Otherwise they are high impedance. These pins output the imaginary component of the transformed data when DAV and DEN are active. Otherwise they are high impedance. The high going edge of DEF is used to internally latch the contents of AUX15:0, which then define the operating mode. In the simplest system DEF i.

PDSP16510MA : Data input during real only mode. The real component in complex data mode. When DEF is active AUX15:0 are used to define the operating mode as defined in Table 3. When DEF is in-active AUX15:0 either provide the 16 bit imaginary component of complex input data, or a second set of real only inputs. These pins output the real component of the transformed data when DAV and DEN are active. Otherwise they are high impedance. These pins output the imaginary component of the transformed data when DAV and DEN are active. Otherwise they are high impedance. The high going edge of DEF is used to internally latch the contents of AUX15:0, which then define the operating mode. In the simplest system DEF i.

PDSP16515A : Data input during real only mode. The real component in complex data mode. When DEF is active AUX15:0 are used to define the operating mode as defined in Table 3. When DEF is in-active AUX15:0 either provide the 16 bit imaginary component of complex input data, or a second set of real only inputs. These pins output the real component of the transformed data when DAV and DEN are active. Otherwise they are high impedance. These pins output the imaginary component of the transformed data when DAV and DEN are active. Otherwise they are high impedance. The high going edge of DEF is used to internally latch the contents of AUX15:0, which then define the operating mode. In the simplest system DEF i.

PDSP16515A : Data input during real only mode. The real component in complex data mode. When DEF is active AUX15:0 are used to define the operating mode as defined in Table 3. When DEF is in-active AUX15:0 either provide the 16 bit imaginary component of complex input data, or a second set of real only inputs. These pins output the real component of the transformed data when DAV and DEN are active. Otherwise they are high impedance. These pins output the imaginary component of the transformed data when DAV and DEN are active. Otherwise they are high impedance. The high going edge of DEF is used to internally latch the contents of AUX15:0, which then define the operating mode. In the simplest system DEF i.

PDSP16515AA0AC : Data input during real only mode. The real component in complex data mode. When DEF is active AUX15:0 are used to define the operating mode as defined in Table 3. When DEF is in-active AUX15:0 either provide the 16 bit imaginary component of complex input data, or a second set of real only inputs. These pins output the real component of the transformed data when DAV and DEN are active. Otherwise they are high impedance. These pins output the imaginary component of the transformed data when DAV and DEN are active. Otherwise they are high impedance. The high going edge of DEF is used to internally latch the contents of AUX15:0, which then define the operating mode. In the simplest system DEF i.

PDSP16515AA0GC : Data input during real only mode. The real component in complex data mode. When DEF is active AUX15:0 are used to define the operating mode as defined in Table 3. When DEF is in-active AUX15:0 either provide the 16 bit imaginary component of complex input data, or a second set of real only inputs. These pins output the real component of the transformed data when DAV and DEN are active. Otherwise they are high impedance. These pins output the imaginary component of the transformed data when DAV and DEN are active. Otherwise they are high impedance. The high going edge of DEF is used to internally latch the contents of AUX15:0, which then define the operating mode. In the simplest system DEF i.




Since 2006. D4U Semicon,
Electronic Components Datasheet Search Site. (Privacy Policy & Contact)