DatasheetsPDF.com

74LVX112

Part Number	74LVX112
Manufacturer	Fairchild Semiconductor
Description	Low Voltage Dual J-K Flip-Flops
Published	Mar 22, 2005
Detailed Description	74LVX112 Low Voltage Dual J-K Flip-Flops with Preset and Clear October 1996 Revised March 1999 74LVX112 Low Voltage Du...
Datasheet	74LVX112 PDF File

Overview

74LVX112 Low Voltage Dual J-K Flip-Flops with Preset and Clear October 1996 Revised March 1999 74LVX112 Low Voltage Dual J-K Flip-Flops with Preset and Clear General Description The LVX112 is a dual J-K Flip-Flop where each flip-flop has independent inputs (J, K, PRESET, CLEAR, and CLOCK) and outputs (Q, Q).
These devices are edge sensitive and change states synchronously on the negative going transition of the clock pulse.
Triggering occurs at a voltage level of the clock and is not directly related to the transition time.
Clear and Preset are independent of the clock and are accomplished by a low logic level on the corresponding input.
The J and K inputs can change when the clock is in either state without affecting the flip-flop, provided that they are in the desired state during the recommended setup and hold times relative to the falling edge of the clock.
The inputs tolerate voltages up to 7V allowing the interface of 5V systems to 3V systems.
Features s Input voltage level translation from 5V–3V s Ideal for low power/low noise 3.
3V applications Ordering Code: Order Number 74LVX112M 74LVX112SJ 74LVX112MTC Package Number M16A M16D MTC16 Package Description 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.
150” Narrow 16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.
3mm Wide 16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.
4mm Wide Devices also available in Tape and Reel.
Specify by appending suffix letter “X” to the ordering code.
Connection Diagram Pin Descriptions Pin Names J1, J2, K1, K2 CLK1, CLK2 CLR1, CLR2 PR1, PR2 Q1, Q2, Q1, Q2 Data Inputs Clock Pulse Inputs (Active Falling edge) Direct Clear Inputs (Active LOW) Direct Preset Inputs (Active LOW) Description © 1999 Fairchild Semiconductor Corporation DS012158.
prf www.
fairchildsemi.
com 74LVX112 Truth Table Inputs PR L H L H H H H CLR H L L H H H H CP X X J X X X h l h l K X X X h h l l Outputs Q H L H Q0 L H Q0 Q L H H Q0 H L Q0 H (h) = HIGH Voltage Level ...

Similar Datasheet

74LVX112 Low Voltage Dual J-K Flip-Flops - Fairchild Semiconductor
74LVX125 Low Voltage Quad Buffer - Fairchild Semiconductor
74LVX125 LOW VOLTAGE QUAD BUS BUFFERS - STMicroelectronics
74LVX125 Low-Voltage Quad Buffer - National Semiconductor
74LVX132 Low Voltage Quad 2-Input NAND Schmitt Trigger - Fairchild Semiconductor
74LVX138 Low Voltage 1-of-8 Decoder/Demultiplexer - Fairchild Semiconductor
74LVX14 Low Voltage Hex Inverter - Fairchild Semiconductor
74LVX14 LOW-VOLTAGE CMOS - ON Semiconductor
74LVX14 LOW-VOLTAGE CMOS - Motorola Inc
74LVX14 HEX SCHMITT INVERTER - Toshiba Semiconductor

@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)