DatasheetsPDF.com

SDA2516

Siemens
Part Number SDA2516
Manufacturer Siemens
Description Nonvolatile Memory 1-Kbit E2PROM
Published May 2, 2005
Detailed Description Nonvolatile Memory 1-Kbit E2PROM SDA 2516-5 Preliminary Data MOS IC Features q Word-organized reprogrammable nonvola...
Datasheet PDF File SDA2516 PDF File

SDA2516
SDA2516

Overview
Nonvolatile Memory 1-Kbit E2PROM SDA 2516-5 Preliminary Data MOS IC Features q Word-organized reprogrammable nonvolatile memory q q q q q q q q q in n-channel floating-gate technology (E2PROM) 128 × 8-bit organization Supply voltage 5 V Serial 2-line bus for data input and output (I2C Bus) Reprogramming mode, 10 ms erase/write cycle Reprogramming by means of on-chip control (without external control) Check for end of programming process Data retention > 10 years More than 104 reprogramming cycles per address Compatible with SDA 2516.
Exception: Conditions for total erase and current consumption ICC.
Ordering Code Q67100-H5092 P-DIP-8-1 Type SDA 2516-5 Package P-DIP-8-1 Circuit Description I2C Bus Interface The I2C Bus is a bidirectional 2-line bus for the transfer of data between various integrated circuits.
It consists of a serial data line SDA and a serial clock line SCL.
The data line requires an external pull-up resistor to VCC (open drain output stage).
The possible operational states of the I2C Bus are shown in figure 1.
In the quiescent state, both lines SDA and SCL are high, i.
e.
the output stage of the data line is disabled.
As long a SCL remains "1", information changes on the data bus indicate the start or the end of data transfer between two components.
The transition on SDA from "1" to "0" is a start condition, the transition from "0" to "1" a stop condition.
During a data transfer the information on the data bus will only change while the clock line SCL is "0".
The information on SDA is valid as long as SCL is "1".
In conjunction with an I2C Bus system, the memory component can operate as a receiver and as a transmitter (slave receiver or slave transmitter).
Between a start and stop condition, information is always transmitted in byte-organized form.
Between the trailing edge of the eighth clock pulse and Semiconductor Group 5 07.
94 SDA 2516-5 a ninth acknowledge clock pulse, the memory component sets the SDA line to low as a confirmation of...


Similar Datasheet


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)