DatasheetsPDF.com

1345CBPC

Agere Systems
Part Number 1345CBPC
Manufacturer Agere Systems
Description 1345-Type Receiver with Clock Recovery and Data Retiming
Published Mar 22, 2005
Detailed Description Data Sheet January 2000 1345-Type Receiver with Clock Recovery and Data Retiming Applications s Telecommunications: — ...
Datasheet PDF File 1345CBPC PDF File

1345CBPC
1345CBPC


Overview
Data Sheet January 2000 1345-Type Receiver with Clock Recovery and Data Retiming Applications s Telecommunications: — Inter- and intraoffice SONET/ITU-T SDH — Subscriber loop — Metropolitan area networks High-speed data communications s Operating at 1.
3 µm or 1.
55 µm wavelengths and at 155 Mbits/s or 622 Mbits/s, the versatile 1345-Type Receiver is manufactured in a 20-pin, plastic DIP with a multimode fiber pigtail.
Description The 1345-Type fiber-optic receiver is designed for use in transmission systems or medium- to highspeed data communication applications.
Used in intermediate- and long-reach applications, the receiver operates at the SONET OC-3 or OC-12 data rate as well as the ITU-T synchronous digital hierarchy (SDH) rate of STM-1 or STM-4, depending on the receiver model chosen.
The receiver meets all present Telcordia Technologies GR-253-CORE requirements, the current ANSI T1X1.
5 intraoffice specifications, and the ITU-T G.
957 and G.
958 recommendations.
Compact packaging, a high level of integration, and a wide dynamic range make these receivers ideal for data communications.
Manufactured in a 20-pin DIP, the receiver consists of a planar InGaAs PIN photodetector, a silicon preamplifier, a silicon bipolar limiting amplifier that converts the small signal to ECL levels, a timing recovery unit to recover the clock, and a silicon bipolar decision circuit.
Features s s s s Backward compatible with 1330 family Space-saving, self-contained, 20-pin plastic DIP Silicon based ICs Single 5 V power supply operation including photocurrent monitor capability Exceeds all SONET (GR-253-CORE) and ITU-T G.
958 jitter requirements Clocked decision circuit Regenerated differential clock signal Wide dynamic range Qualified to meet the intent of Telcordia Technologies ™ reliability practices Operates at data rates of 155 Mbits/s or 622 Mbits/s Positive ECL (PECL) data outputs CMOS (TTL) link-status flag output Operation at 1.
3 µm or 1.
55 µm wavelengths Operating tempera...



Similar Datasheet


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)