DatasheetsPDF.com

74F413

Part Number	74F413
Manufacturer	National
Description	64 x 4 First-In First-Out Buffer Memory
Published	May 28, 2005
Detailed Description	www.DataSheet4U.com 54F 74F413 64 x 4 First-In First-Out Buffer Memory with Parallel I O January 1995 54F 74F413 64 x...
Datasheet	74F413 PDF File

Overview

www.
DataSheet4U.
com 54F 74F413 64 x 4 First-In First-Out Buffer Memory with Parallel I O January 1995 54F 74F413 64 x 4 First-In First-Out Buffer Memory with Parallel I O General Description The ’F413 is an expandable fall-through type high-speed First-In First-Out (FIFO) buffer memory organized as 64 words by four bits The 4-bit input and output registers record and transmit respectively asynchronous data in parallel form Control pins on the input and output allow for handshaking and expansion The 4-bit wide 62-bit deep fallthrough stack has self-contained control logic Features Y Y Y Y Y Y Separate input and output clocks Parallel input and output Expandable without external logic 15 MHz data rate Supply current 160 mA max Available in SOIC (300 mil only) Commercial 74F413PC Military Package Number N16E Package Description 16-Lead (0 300 Wide) Molded Dual-In-Line 16-Lead Ceramic Dual-In-Line 54F413DM (Note 1) J16A Note 1 Military grade device with environmental and burn-in processing Use suffix e DMQB Logic Symbol Connection Diagram Pin Assignment for DIP TL F 9541 – 1 TL F 9541 – 2 TRI-STATE is a registered trademark of National Semiconductor Corporation C1995 National Semiconductor Corporation TL F 9541 RRD-B30M105 Printed in U S A Unit Loading Fan Out 54F 74F Pin Names Description UL HIGH LOW 10 50 10 10 10 10 10 0 667 13 3 0 667 0 667 0 667 0 667 0 667 Input IIH IIL Output IOH IOL 20 mA b0 4 mA b 1 mA 8 mA 20 mA b0 4 mA 20 mA b0 4 mA 20 mA b0 4 mA 20 mA b0 4 mA 20 mA b0 4 mA D0 – D3 O 0 – O3 IR SI SO OR MR Data Inputs Data Outputs Input Ready Shift In Shift Out Output Ready Master Reset Functional Description Data Input Data is entered into the FIFO on D0 – D3 inputs To enter data the Input Ready (IR) should be HIGH indicating that the first location is ready to accept data Data then present at the four data inputs is entered into the first location when the Shift In (SI) is brought HIGH An SI HIGH signal causes the IR to go LOW Data remai...

Similar Datasheet

74F40 Dual 4-input NAND buffer - Philips
74F401 CRC Generator/Checker - Fairchild
74F402 Serial Data Polynomial Generator/Checker - Fairchild
74F402 Serial Data Polynomial Generator/Checker - National
74F403A First-In First-Out (FIFO) Buffer Memory - Fairchild
74F410 Register stack . 164 RAM 3-State output register - Philips
74F410 Register Stack16 x 4 RAM TRI-STATEE Output Register - National
74F413 64 x 4 First-In First-Out Buffer Memory - Fairchild
74F413 64 x 4 First-In First-Out Buffer Memory - National
74F433 First-In First-Out (FIFO) Buffer Memory - Fairchild

@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)