DatasheetsPDF.com

74HC40102

Part Number	74HC40102
Manufacturer	Philips
Description	8-bit synchronous BCD down counter
Published	May 28, 2005
Detailed Description	INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: • The IC06 74HC/HCT/HCU/HCMOS Logic Fami...
Datasheet	74HC40102 PDF File

Overview

INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: • The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications • The IC06 74HC/HCT/HCU/HCMOS Logic Package Information • The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines 74HC/HCT40102 8-bit synchronous BCD down counter Product speciﬁcation File under Integrated Circuits, IC06 December 1990 Philips Semiconductors 8-bit synchronous BCD down counter Product speciﬁcation 74HC/HCT40102 FEATURES • Cascadable • Synchronous or asynchronous preset • Output capability: standard • ICC category: MSI GENERAL DESCRIPTION The 74HC/HCT40102 are high-speed Si-gate CMOS devices and are pin compatible with the “40102” of the “4000B” series.
They are specified in compliance with JEDEC standard no.
7A.
The 74HC/HCT40102 consist each of an 8-bit synchronous down counter with a single output which is active when the internal count is zero.
The “40102” is configured as two cascaded 4-bit BCD counters and has control inputs for enabling or disabling the clock (CP), for clearing the counter to its maximum count, and for presetting the counter either synchronously or asynchronously.
All control inputs and the terminal count output (TC) are active-LOW logic.
In normal operation, the counter is decremented by one count on each positive-going transition of the clock (CP).
Counting is inhibited when the terminal enable input (TE) is HIGH.
The terminal count output (TC) goes LOW when the count reaches zero if TE is LOW, and remains LOW for one full clock period.
When the synchronous preset enable input (PE) is LOW, data at the jam input (P0 to P7) is clocked into the counter on the next positive-going clock transition regardless of the state of TE.
When the asynchronous preset enable input (PL) is LOW, data at the jam input (P0 to P7) is asynchronously forced into the counter regardless of the state of PE, TE, or CP.
The jam inputs (P0 to P7) represent two 4-bit BCD words.
When the master reset input (MR) is LOW, t...

Similar Datasheet

74HC40102 8-bit synchronous BCD down counter - Philips
74HC40103 8-bit synchronous binary down counter - NXP
74HC40103 8-bit synchronous binary down counter - nexperia
74HC40103D 8-bit synchronous binary down counter - nexperia
74HC40103PW 8-bit synchronous binary down counter - nexperia
74HC40104 4-bit bidirectional universal shift register - Philips
74HC40105 4-bit x 16-word FIFO register - NXP
74HC40105 4-bit x 16-word FIFO register - nexperia
74HC40105D 4-bit x 16-word FIFO register - nexperia
74HC4015 Dual 4-bit serial-in/parallel-out shift register - Philips

@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)