DatasheetsPDF.com

MC74HCT541A

ON Semiconductor
Part Number MC74HCT541A
Manufacturer ON Semiconductor
Description Octal 3-State Non-Inverting Buffer/Line Driver/ Line Receiver
Published Aug 17, 2005
Detailed Description MC74HCT541A Octal 3-State Non-Inverting Buffer/Line Driver/ Line Receiver With LSTTL-Compatible Inputs High−Performance...
Datasheet PDF File MC74HCT541A PDF File

MC74HCT541A
MC74HCT541A

Overview
MC74HCT541A Octal 3-State Non-Inverting Buffer/Line Driver/ Line Receiver With LSTTL-Compatible Inputs High−Performance Silicon−Gate CMOS The MC74HCT541A is identical in pinout to the LS541.
This device may be used as a level converter for interfacing TTL or NMOS outputs to high speed CMOS inputs.
The HCT541A is an octal non−inverting buffer/line driver/line receiver designed to be used with 3−state memory address drivers, clock drivers, and other bus−oriented systems.
This device features inputs and outputs on opposite sides of the package and two ANDed active−low output enables.
Features • Output Drive Capability: 15 LSTTL Loads • TTL/NMOS−Compatible Input Levels • Outputs Directly Interface to CMOS, NMOS and TTL • Operating Voltage Range: 4.
5 to 5.
5 V • Low Input Current: 1 mA • In Compliance With the JEDEC Standard No.
7 A Requirements • Chip Complexity: 134 FETs or 33.
5 Equivalent Gates • NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC−Q100 Qualified and PPAP Capable • These Devices are Pb−Free and are RoHS Compliant LOGIC DIAGRAM 2 A1 3 A2 4 A3 Data Inputs 5 A4 6 A5 7 A6 8 A7 9 A8 Output OE1 1 Enables OE2 19 18 Y1 17 Y2 16 Y3 15 Y4 14 Y5 Non-Inverting Outputs 13 Y6 12 Y7 11 Y8 PIN 20 = VCC PIN 10 = GND © Semiconductor Components Industries, LLC, 2014 1 June, 2017 − Rev.
8 www.
onsemi.
com SOIC−20 DW SUFFIX CASE 751D TSSOP−20 DT SUFFIX CASE 948E PIN ASSIGNMENT VCC OE2 Y1 Y2 Y3 Y4 Y5 Y6 Y7 Y8 20 19 18 17 16 15 14 13 12 11 1 2 3 4 5 6 7 8 9 10 OE1 A1 A2 A3 A4 A5 A6 A7 A8 GND MARKING DIAGRAMS 20 HCT541A AWLYYWWG 1 SOIC−20 20 HCT 541A ALYWG G 1 TSSOP−20 A WL, L YY, Y WW, W G or G = Assembly Location = Wafer Lot = Year = Work Week = Pb−Free Package (Note: Microdot may be in either location) FUNCTION TABLE Inputs OE1 OE2 A Output Y L L L L L L H H HXX Z XHX Z Z = High Impedance X = Don’t Care ORDERING INFORMATION See detailed ordering and shipping information...


Similar Datasheet


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)