DatasheetsPDF.com

CY7C1370CV25

Part Number	CY7C1370CV25
Manufacturer	Cypress
Description	512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture
Published	Aug 19, 2005
Detailed Description	CY7C1370CV25 CY7C1372CV25 512K x 36/1M x 18 Pipelined SRAM with NoBL™ Architecture Features • Pin-compatible and functi...
Datasheet	CY7C1370CV25 PDF File

Overview

CY7C1370CV25 CY7C1372CV25 512K x 36/1M x 18 Pipelined SRAM with NoBL™ Architecture Features • Pin-compatible and functionally equivalent to ZBT™ • Supports 250-MHz bus operations with zero wait states — Available speed grades are 250, 225, 200 and 167 MHz • Internally self-timed output buffer control to eliminate the need to use asynchronous OE • Fully registered (inputs and outputs) for pipelined operation • Byte Write capability • Single 2.
5V power supply • Fast clock-to-output times — 2.
6 ns (for 250-MHz device) — 2.
8 ns (for 225-MHz device) — 3.
0 ns (for 200-MHz device) — 3.
4 ns (for 167-MHz device) • Clock Enable (CEN) pin to suspend operation • Synchronous self-timed writes • Availabl...

Similar Datasheet

CY7C1370CV25 512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture - Cypress

Since 2006. D4U Semicon,
Electronic Components Datasheet Search Site. (Privacy Policy & Contact)