DatasheetsPDF.com

PALCE600

Part Number	PALCE600
Manufacturer	ETC
Description	(PALCE610 / PALCE600) EE CMOS High Performance Programmable Array Logic
Published	Nov 4, 2005
Detailed Description	USE GAL DEVICES FOR NEW DESIGNS FINAL COM’L: H-15/25 CONNECTION DIAGRAMS Top View SKINNYDIP I/O9 PLCC/LCC CLK1 VCC I I...
Datasheet	PALCE600 PDF File

Overview

USE GAL DEVICES FOR NEW DESIGNS FINAL COM’L: H-15/25 CONNECTION DIAGRAMS Top View SKINNYDIP I/O9 PLCC/LCC CLK1 VCC I I I/O1 I/O2 I/O3 I/O4 I/O5 I/O6 I/O7 I/O8 I CLK2 12950G-2 VCC EE CMOS High Performance Programmable Array Logic DISTINCTIVE CHARACTERISTICS s Lattice/Vantis Programmable Array Logic (PAL) architecture s Electrically-erasable CMOS technology providing half power (90 mA ICC) at high speed — -15 = 15-ns tPD — -25 = 25-ns tPD s Sixteen macrocells with configurable I/O architecture s Registered or combinatorial operation s Registers programmable as D, T, J-K, or S-R s Asynchronous clocking via product term or bank register clocking from external pins s Register preload for test...

Similar Datasheet

Since 2006. D4U Semicon,
Electronic Components Datasheet Search Site. (Privacy Policy & Contact)