DatasheetsPDF.com

CHD408LVS

MIRA
Part Number CHD408LVS
Manufacturer MIRA
Description 4M-Bit Low Power Asynchronous SRAM
Published Dec 15, 2005
Detailed Description CHD408LVS-55,70 CHD408LVW-55,70 Rev 2.2 Jul’03 4M -BIT (512K-WORD BY 8-BIT) SuperT-SRAM™ LOW-POWER ASYNCHRONOUS SRAM DE...
Datasheet PDF File CHD408LVS PDF File

CHD408LVS
CHD408LVS

Overview
CHD408LVS-55,70 CHD408LVW-55,70 Rev 2.
2 Jul’03 4M -BIT (512K-WORD BY 8-BIT) SuperT-SRAM™ LOW-POWER ASYNCHRONOUS SRAM DESCRIPTION The CHD408L is a family of low voltage, low power 4Mbit static RAMs organized as 512K-words by 8-bit, designed with Cascade’s patent pending SuperT-SRAM™ technology, fabricated with low-power 0.
18µm process technology.
The CHD408LVS is designed specifically for low-power applications such as mobile cellular phones, personal digital assistants and other battery-operated products.
CHD408LVS -55,70 is packaged in sTSOP-I packages, with normal and reverse lead-bending.
sTSOP-I packages are available in dimensions of 8x12mm and 8x20mm.
FEATURES • Low power Low active and standby power for hand-held applications.
Single power supply.
55ns or 70ns access time 100% compatible with JEDEC asynchronous SRAM.
No clocks, no refresh.
No timing restrictions.
No special power-up sequence requirement.
Direct TTL compatibility for all inputs and outputs.
• High Performance • Compatibility • Technology Designed with Cascade’s patent pending SuperT-SRAM™ technology.
- Fabricated with low-power 0.
18µm process technology.
• Extended temperature range –40 ~ 85°C .
PART NAME TABLE & KEY SPEC SUMMARY Max.
Access Time @ 2.
7V 70ns 55ns Standby Icc Max @ 3.
0V 85°C 35 µA 35 µA Active Icc 3.
0V 10MHz 8mA 8mA Power Supply Part Name 2.
7V ~ 3.
6V 3.
0V ~ 3.
6V CHD408LVx-70 CHD408LVx-55 PART SELECTION TABLE w w Part Name Package Lead Bending w .
D CHD408LVS-55,70 8x12mm STSOP-I 8x12m m STSOP-I 8x20mm STSOP-I 8x20mm STSOP-I Normal Reverse Normal Reverse at aS CHD408LVS-55,70-R CHD408LVW-55,70 CHD408LVW-55,70-R he et 4U .
c Deutron Electronics Corporation 8F, 68, SEC.
3, NAKING E.
RD.
, TAIPEI 104, TAIWAN, R.
O.
C.
om 1 www.
DataSheet4U.
com CHD408LVS-55,70 CHD408LVW-55,70 Rev 2.
2 Jul’03 4M -BIT (512K-WORD BY 8-BIT) SuperT-SRAM™ LOW-POWER ASYNCHRONOUS SRAM PIN CONFIGURATION (TOP VIEW) A11 A9 A8 A13 W A17 A15 VCC A18 A16 A14 A12 A7 A6 A5 A4 1 2 3 4 5 6 ...


Similar Datasheet


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)