DatasheetsPDF.com

ICS9112CM-18

Part Number	ICS9112CM-18
Manufacturer	Integrated Circuit Systems
Description	Zero Delay / Low Skew Buffer
Published	Feb 10, 2006
Detailed Description	Description w w The ICS9112CM-18 is a low jitter, low skew, high performance Phase Lock Loop (PLL) based zero delay b...
Datasheet	ICS9112CM-18 PDF File

Overview

Description w w The ICS9112CM-18 is a low jitter, low skew, high performance Phase Lock Loop (PLL) based zero delay buffer for high speed applications.
Based on ICS’ proprietary low jitter PLL techniques, the device provides eight low skew outputs at speeds up to 160 MHz at 3.
3V.
The ICS9112-18 includes a bank of four outputs running at 1/2X.
In the zero delay mode, the rising edge of the input clock is aligned with the rising edges of all eight outputs.
Compared to competitive CMOS devices, the ICS9112CM-18 has the lowest jitter.
a D .
w ta Sh ee U 4 t .
c om ICS9112CM-18 ZERO DELAY, LOW SKEW BUFFER Features • • • • • • • Packaged in 16 pin SOIC Zero input-output delay Four 1X out...

Similar Datasheet

ICS9112CM-18 Zero Delay / Low Skew Buffer - Integrated Circuit Systems

Since 2006. D4U Semicon,
Electronic Components Datasheet Search Site. (Privacy Policy & Contact)