DatasheetsPDF.com

PLL602-14

PhaseLink
Part Number PLL602-14
Manufacturer PhaseLink
Description Low Phase Noise LVDS XO
Published Feb 10, 2006
Detailed Description m Preliminary PLL602-14 o c . Low Phase Noise LVDS XO (12 – 24MHz Crystals) 192MHz – 384MHz U 4 t e FEATURES PIN CONFIGU...
Datasheet PDF File PLL602-14 PDF File

PLL602-14
PLL602-14


Overview
m Preliminary PLL602-14 o c .
Low Phase Noise LVDS XO (12 – 24MHz Crystals) 192MHz – 384MHz U 4 t e FEATURES PIN CONFIGURATION e h S output for the 192MHz to • Low phase noise a 384MHz range t (-134 dBc at 10kHz offset).
a • LVDS output.
D24MHz crystal input.
• 12 .
to • w Integrated crystal load capacitor: no external wload capacitor required.
w• Output Enable selector.
VDD 1 2 3 4 5 6 7 8 16 15 14 13 12 11 10 9 VDD VDD XIN GND_BUF CLKBAR • • 3.
3V operation.
Available in 16 Pin TSSOP or SOIC.
DESCRIPTION The PLL602-14 is a monolithic low jitter and low phase noise (-134dBc/Hz @ 10kHz offset) XO IC with LVDS output, for 192MHz to 384MHz output range.
It provides a low phase noise reference frequency using a low cost crystal.
The chip delivers an output frequency of F XIN x 16.
This makes the PLL602-14 ideal for a wide range of applications.
BLOCK DIAGRAM Reference Divider XIN XOUT XTAL OSC m o .
c U 4 t e e h S a t a .
D w w w XOUT OE N/C GND GND F OUT = F XIN x 16 PLL 602-14 VDD_BUF CLK GND_BUF GND GND OE (Pin 5) 0 1 (Default) Output State Tri-state Output enabled VCO Divider Phase Comparator Charge Pump Loop Filter VCO CLKBAR CLK OE 47745 Fremont Blvd.
, Fremont, California 94538 TEL (510) 492-0990 FAX (510) 492-0991 m o .
c U 4 t e e h S a at .
D w w w Rev 07/17/01 Page 1 Preliminary PLL602-14 192MHz – 384MHz Low Phase Noise LVDS XO (12 – 24MHz Crystals) PIN DESCRIPTIONS Name VDD XIN XOUT OE N/C GND GND_BUF CLK VDD_BUF CLKB Number 1,2,16 3 4 5 6 7,8,9,10 11,15 12 13 14 Type P I I I P P O P O Crystal input pin.
Crystal output pin.
Output enable input pin.
Disables (tri-state) output when low.
Internal pull-up enables output by default if pin is not connected to low.
Not connected.
GND Power connectors.
GND connector for output buffers.
True clock output pin.
+3.
3V Power supply connector for output buffers.
Complementary clock output pin.
Description +3.
3V Power supply connectors.
ELECTRICAL SPECIFICATIONS 1.
Absolute Maximum Ratings PARAMETE...


Similar Datasheet


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)