DatasheetsPDF.com

PLL601-02

Part Number	PLL601-02
Manufacturer	PhaseLink
Description	Low Phase Noise PLL Clock Multiplier
Published	Feb 10, 2006
Detailed Description	FEATURES • • • w • • • • • • • w w Full swing CMOS outputs with 25 mA drive capability at TTL levels. Reference 10-...
Datasheet	PLL601-02 PDF File

Overview

FEATURES • • • w • • • • • • • w w Full swing CMOS outputs with 25 mA drive capability at TTL levels.
Reference 10-27MHz crystal or clock.
Integrated crystal load capacitor: no external load capacitor required.
Output clocks up to 160MHz at 3.
3V.
Low phase noise (-126dBc/Hz @ 1kHz).
Output Enable function.
Low jitter (RMS): 6.
4ps (period), 9.
4ps (accum.
) Advanced low power sub-micron CMOS process.
3.
3V operation.
Available in 16-Pin SOIC or TSSOP.
.
D at h S a t e e 4U .
m o c Preliminary PLL601-02 Low Phase Noise PLL Clock Multiplier PIN CONFIGURATION CLK REFEN VDD VDD VDD XOUT S1 XIN 1 2 16 15 GND GND GND REFOUT OE S0 S3 PLL 601-02 3 4 5 6 7 14 13 12 11 10 9 DESCRIPTIONS The PLL601-02 is a low cost, high performance and low phase noise clock synthesizer.
With PhaseLink’s proprietary analog and digital Phase Locked Loop techniques, the chip accepts 10-27MHz crystal or clock input, and produces outputs clocks up to 160MHz at 3.
3V.
Ideal for 155.
52MHz applications.
MULTIPLIER SELECT TABLE BLOCK DIAGRAM S3 S1 S0 ROM Based Multipliers w w w .
D t a S a e h S3 0 0 0 0 1 1 1 1 t e S1 0 0 1 1 0 0 1 1 U 4 8 .
c m o GND S0 0 1 0 1 0 1 0 1 CLK Test Reserved 4x Input (Low Frequency VCO*) 8x Input (Low Frequency VCO*) Reserved XO Frequency Pass through 4x Input (High Frequency VCO*) 8x Input (High Frequency VCO*) *: Low Frequency VCO is advised for best performance at 155.
52MHz VCO Divider Reference Divider Phase Comparator Charge Pump Loop Filter VCO CLK OE XIN XOUT XTAL OSC REFEN 47745 Fremont Blvd.
, Fremont, California 94538 TEL (510) 492-0990 FAX (510) 492-0991 w w w .
D REFOUT at h S a t e e 4U .
m o c Rev 04/23/01 Page 1 Preliminary PLL601-02 Low Phase Noise PLL Clock Multiplier PIN DESCRIPTIONS Name CLK REFEN VDD XIN XOUT OE REFOUT S0 S1 S3 GND Number 1 2 3,4,5 8 6 12 13 11 7 10 9,14,15,16 Type O I P I O I O I I I P Description Clock output from VCO.
Equals the input frequency times multiplier.
Reference c...

Similar Datasheet

PLL601-01 Low Phase Noise PLL Clock Multiplier - PhaseLink
PLL601-02 Low Phase Noise PLL Clock Multiplier - PhaseLink
PLL601-12 Dual Output PLL Clock - PhaseLink
PLL601-15 Low Phase Noise PLL Clock Multiplier - PhaseLink

@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)