DatasheetsPDF.com

TXC-03103

Transwitch
Part Number TXC-03103
Manufacturer Transwitch
Description Quad T1 Framer Plus
Published Feb 10, 2006
Detailed Description m o .c U 4 t e e FEATURES h S a at .D w w w QT1F-Plus Device Quad T1 Framer-Plus TXC-03103 DATA SHEET DESCRIPTION The Q...
Datasheet PDF File TXC-03103 PDF File

TXC-03103
TXC-03103

Overview
m o .
c U 4 t e e FEATURES h S a at .
D w w w QT1F-Plus Device Quad T1 Framer-Plus TXC-03103 DATA SHEET DESCRIPTION The QT1F-Plus is a four-channel DS1 (1.
544 Mbit/s) framer designed with extended features for voice and data communications applications.
AMI, B8ZS, and NRZ line codes are supported with full alarm detection and generation per ANSI T1M1.
3.
The transmit and receive sections of each of the four framers are independent, with individual slip buffers to allow operation in a wide range of switching and transmission products.
D4 SF and ESF modes are provided per ANSI T1.
403 - 1995 and AT&T PUB 62411, with per DS0 signaling and DS0 data access and control via a Motorola/ Intel-compatible microprocessor.
For ESF applications, each framer supplies a full duplex HDLC/bit-oriented message controller in addition to on-board latching of all required performance parameters; minimal software overhead is required to support either ANSI T1.
403-1995 or AT&T PUB 54016 protocols.
Diagnostic, test, and maintenance functions are provided, including four loopback modes and boundary scan (IEEE 1149.
1).
• D4 SF , ESF (including HDLC Link support), and transparent framing modes • Encodes/decodes AMI/B8ZS and forced ones density line codes • Fractional T1 Gapped Clock • Monitor function for frame pulse • Two frame slip buffers in both receive and transmit directions • Supports channel-associated and robbed-bit signaling (enabled or processor forced on a per DS0 basis) • Detects and forces Y ellow and AIS alarms; detects OOF , Severely Errored Frame, and Change of Frame Alignment • Detects, counts and forces line code errors (BPVs and excess zeros), CRC errors (ESF only), and frame bit errors • Motorola/Intel compatible microprocessor interface • One-second interrupt input latches counter values and line events into shadow registers • Local, line remote, payload remote and DS0 channel loopbacks • Processor forcing/monitoring of DS0s for maintenance purposes • Boundary scan capabil...


Similar Datasheet


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)