DatasheetsPDF.com

PLS159A

NXP
Part Number PLS159A
Manufacturer NXP
Description Programmable logic sequencer 16 x 45 x 12
Published May 23, 2006
Detailed Description www.DataSheet4U.com Philips Semiconductors Programmable Logic Devices Product specification Programmable logic sequen...
Datasheet PDF File PLS159A PDF File

PLS159A
PLS159A

Overview
www.
DataSheet4U.
com Philips Semiconductors Programmable Logic Devices Product specification Programmable logic sequencer (16 × 45 × 12) PLS159A DESCRIPTION The PLS159A is a 3-State output, registered logic element combining AND/OR gate arrays with clocked J-K flip-flops.
These J-K flip-flops are dynamically convertible to D-type via a “fold-back” inverting buffer and control gate FC.
It features 8 registered I/O outputs (F) in conjunction with 4 bidirectional I/O lines (B).
These yield variable I/O gate and register configurations via control gates (D, L) ranging from 16 inputs to 12 outputs.
The AND/OR arrays consist of 32 logic AND gates, 13 control AND gates, and 21 OR gates with fusible link connections for programming I/O polarity and direction.
All AND gates are linked to 4 inputs (I), bidirectional I/O lines (B), internal flip-flop outputs (Q), and Complement Array output (C).
The Complement Array consists of a NOR gate optionally linked to all AND gates for generating and propagating complementary AND terms.
On-chip T/C buffers couple either True (I, B, Q) or Complement (I, B, Q, C) input polarities to all AND gates, whose outputs can be optionally linked to all OR gates.
Any of the 32 AND gates can drive bidirectional I/O lines (B), whose output polarity is individually programmable through a set of Ex-OR gates for implementing AND-OR or AND-NOR logic functions.
Similarly, any of the 32 AND gates can drive the J-K inputs of all flip-flops.
There are 4 AND gates for the Asynchronous Preset/Reset functions.
All flip-flops are positive edge-triggered and can be used as input, output or I/O (for interfacing with a bidirectional data bus) in conjunction with load control gates (L), steering inputs (I), (B), (Q) and programmable output select lines (E).
The PLS159A is field-programmable, enabling the user to quickly generate custom patterns using standard programming equipment.
FEATURES • High-speed version of PLS159 • fMAX = 18MHz – 25MHz clock rate PIN ...


Similar Datasheet


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)