DatasheetsPDF.com

IDT72T51246

Integrated Device Technology
Part Number IDT72T51246
Manufacturer Integrated Device Technology
Description 2.5V MULTI-QUEUE FLOW-CONTROL DEVICES
Published Nov 17, 2006
Detailed Description www.DataSheet4U.com ADVANCE INFORMATION 2.5V MULTI-QUEUE FLOW-CONTROL DEVICES (4 QUEUES) 36 BIT WIDE CONFIGURATION 589,...
Datasheet PDF File IDT72T51246 PDF File

IDT72T51246
IDT72T51246

Overview
www.
DataSheet4U.
com ADVANCE INFORMATION 2.
5V MULTI-QUEUE FLOW-CONTROL DEVICES (4 QUEUES) 36 BIT WIDE CONFIGURATION 589,824 bits, 1,179,648 bits and 2,359,296 bits IDT72T51236 IDT72T51246 IDT72T51256 FEATURES: • • • • • • • • • • • • Choose from among the following memory density options: IDT72T51236  Total Available Memory = 589,824 bits IDT72T51246  Total Available Memory = 1,179,648 bits IDT72T51256  Total Available Memory = 2,359,296 bits Configurable from 1 to 4 Queues Queues may be configured at master reset from the pool of Total Available Memory in blocks of 256 x 36 Independent Read and Write access per queue User programmable via serial port User selectable I/O: 2.
5V LVTTL, 1.
5V HSTL, 1.
8V eHSTL Default multi-queue device configurations -IDT72T51236: 4,096 x 36 x 4Q -IDT72T51246: 8,192 x 36 x 4Q -IDT72T51256: 16,384 x 36 x 4Q 100% Bus Utilization, Read and Write on every clock cycle 200 MHz High speed operation (5ns cycle time) 3.
6ns access time Echo Read Enable & Echo Read Clock Outputs Individual, Active queue flags (OV, FF, PAE, PAF, PR) • • • • • • • • • • • • • 4 bit parallel flag status on both read and write ports Provides continuous PAE and PAF status of up to 4 Queues Global Bus Matching - (All Queues have same Input Bus Width and Output Bus Width) User Selectable Bus Matching Options: - x36in to x36out - x18in to x36out - x9in to x36out - x36in to x18out - x36in to x9out FWFT mode of operation on read port Packet mode operation Partial Reset, clears data in single Queue Expansion of up to 8 multi-queue devices in parallel is available Power Down Input provides additional power savings in HSTL and eHSTL modes.
JTAG Functionality (Boundary Scan) Available in a 256-pin PBGA, 1mm pitch, 17mm x 17mm HIGH Performance submicron CMOS technology Industrial temperature range (-40°C to +85°C) is available FUNCTIONAL BLOCK DIAGRAM MULTI-QUEUE FLOW-CONTROL DEVICE WADEN FSTR WRADD WEN WCLK 5 READ CONTROL RADEN ESTR RDADD 5 WRITE CONTROL Q0 REN...


Similar Datasheet


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)