DatasheetsPDF.com

ADSP-TS101S

Analog Devices
Part Number ADSP-TS101S
Manufacturer Analog Devices
Description TigerSHARC Embedded Processor
Published Nov 20, 2006
Detailed Description www.DataSheet4U.com a KEY FEATURES 300 MHz, 3.3 ns Instruction Cycle Rate 6M Bits of Internal—On-Chip—SRAM Memory 19 mm...
Datasheet PDF File ADSP-TS101S PDF File

ADSP-TS101S
ADSP-TS101S

Overview
www.
DataSheet4U.
com a KEY FEATURES 300 MHz, 3.
3 ns Instruction Cycle Rate 6M Bits of Internal—On-Chip—SRAM Memory 19 mm ؋ 19 mm (484-Ball) or 27 mm ؋ 27 mm (625-Ball) PBGA Package Dual Computation Blocks—Each Containing an ALU, a Multiplier, a Shifter, and a Register File Dual Integer ALUs, Providing Data Addressing and Pointer Manipulation Integrated I/O Includes 14 Channel DMA Controller, External Port, Four Link Ports, SDRAM Controller, Programmable Flag Pins, Two Timers, and Timer Expired Pin for System Integration 1149.
1 IEEE Compliant JTAG Test Access Port for On-Chip Emulation On-Chip Arbitration for Glueless Multiprocessing with up to Eight TigerSHARC Processors on a Bus Embedded Processor ADSP-TS101S KEY BENEFITS Provides High Performance Static Superscalar DSP Operations, Optimized for Telecommunications Infrastructure and Other Large, Demanding Multiprocessor DSP Applications Performs Exceptionally Well on DSP Algorithm and I/O Benchmarks (See Benchmarks in Table 1 and Table 2) Supports Low Overhead DMA Transfers Between Internal Memory, External Memory, Memory-Mapped Peripherals, Link Ports, Host Processors, and Other (Multiprocessor) DSPs Eases DSP Programming Through Extremely Flexible Instruction Set and High Level Language Friendly DSP Architecture Enables Scalable Multiprocessing Systems with Low Communications Overhead T FUNCTIONAL BLOCK DIAGRAM COMPUTATIONAL BLOCKS SHIFTER PROGRAM SEQUENCER PC BTB IRQ DATA ADDRESS GENERATION INTEGER J ALU 32x32 32 32 INTEGER K ALU 32x32 INTERNAL MEMORY MEMORY M0 64Kx32 A D MEMORY M1 64Kx32 A D MEMORY M2 64Kx32 A D JTAG PORT 6 ALU MULTIPLIER IAB ADDR FETCH SDRAM CONTROLLER 32 X REGISTER FILE 32x32 128 DAB 128 128 128 M0 ADDR M0 DATA EXTERNAL PORT MULTIPROCESSOR INTERFACE 32 HOST INTERFACE 32 M1 ADDR M1 DATA INPUT FIFO ADDR 64 DATA OUTPUT BUFFER DAB 128 128 32 128 M2 ADDR OUTPUT FIFO M2 DATA I/O ADDRESS I/O PROCESSOR DMA CONTROLLER DMA ADDRESS ALU CONTROL/ STATUS/ TCBs DMA DATA 32 256 256 LINK PO...


Similar Datasheet


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)