DatasheetsPDF.com

IDT70T16 Datasheet PDF


Part Number IDT70T16
Manufacturer IDT
Title HIGH-SPEED 2.5V 16/8K X 9 DUAL-PORT STATIC RAM
Description The IDT70T16/5 is a high-speed 16/8K x 9 Dual-Port Static RAM. The IDT70T16/5 is designed to be used as stand-alone Dual-Port RAMs or as a combina...
Features controlled by CE permits the on-chip circuitry of each port to enter a very low standby power mode. Fabricated using IDT’s CMOS high-performance technology, these devices typically operate on only 200mW of power. The IDT70T16/5 is packaged in an 80-pinTQFP (Thin Quad Flatpack) and a 100-pin fpBGA (f...

File Size 180.78KB
Datasheet IDT70T16 PDF File








Similar Ai Datasheet

IDT7005L : HIGH-SPEED 8K x 8 DUAL-PORT STATIC RAM IDT7005S/L Features ◆ True Dual-Ported memory cells which allow simultaneous reads of the same memory location ◆ High-speed access – Military: 20/25/35/55/70ns (max.) – Industrial: 20/35/55ns (max.) – Commercial:15/17/20/25/35/55ns (max.) ◆ Low-power operation – IDT7005S Active: 750mW (typ.) Standby: 5mW (typ.) – IDT7005L Active: 700mW (typ.) Standby: 1mW (typ.) ◆ IDT7005 easily expands data bus width to 16 bits or more using the Master/Slave select when cascading more than one device Functional Block Diagram OEL CEL R/WL ◆ M/S = H for BUSY output flag on Master, M/S = L for BUSY input on Slave ◆ Interrupt Flag ◆ On-chip port arbitration logic ◆ Full.

IDT7005S : HIGH-SPEED 8K x 8 DUAL-PORT STATIC RAM IDT7005S/L Features ◆ True Dual-Ported memory cells which allow simultaneous reads of the same memory location ◆ High-speed access – Military: 20/25/35/55/70ns (max.) – Industrial: 20/35/55ns (max.) – Commercial:15/17/20/25/35/55ns (max.) ◆ Low-power operation – IDT7005S Active: 750mW (typ.) Standby: 5mW (typ.) – IDT7005L Active: 700mW (typ.) Standby: 1mW (typ.) ◆ IDT7005 easily expands data bus width to 16 bits or more using the Master/Slave select when cascading more than one device Functional Block Diagram OEL CEL R/WL ◆ M/S = H for BUSY output flag on Master, M/S = L for BUSY input on Slave ◆ Interrupt Flag ◆ On-chip port arbitration logic ◆ Full.

IDT7006L : HIGH-SPEED 16K x 8 DUAL-PORT STATIC RAM IDT7006S/L Features ◆ True Dual-Ported memory cells which allow simultaneous reads of the same memory location ◆ High-speed access – Military: 20/25/35/55/70ns (max.) – Industrial: 55ns (max.) – Commercial: 15/17/20/25/35/55ns (max.) ◆ Low-power operation – IDT7006S Active: 750mW (typ.) Standby: 5mW (typ.) – IDT7006L Active: 700mW (typ.) Standby: 1mW (typ.) ◆ IDT7006 easily expands data bus width to 16 bits or more using the Master/Slave select when cascading more than one device Functional Block Diagram OEL CEL R/WL ◆ M/S = H for BUSY output flag on Master, M/S = L for BUSY input on Slave ◆ Busy and Interrupt Flags ◆ On-chip port arbitration logic .

IDT7006L : The IDT7006 is a high-speed 16K x 8 Dual-Port Static RAM. The IDT7006 is designed to be used as a stand-alone 128K-bit Dual-Port RAM or as a combination MASTER/SLAVE Dual-Port RAM for 16-bit-or-more word systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 16-bit or wider memory system applications results in full-speed, errorfree operation without the need for additional discrete logic. This device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature controlled by CE permits the on-chip circuitry of each port to enter Military, Industri.

IDT7006S : HIGH-SPEED 16K x 8 DUAL-PORT STATIC RAM IDT7006S/L Features ◆ True Dual-Ported memory cells which allow simultaneous reads of the same memory location ◆ High-speed access – Military: 20/25/35/55/70ns (max.) – Industrial: 55ns (max.) – Commercial: 15/17/20/25/35/55ns (max.) ◆ Low-power operation – IDT7006S Active: 750mW (typ.) Standby: 5mW (typ.) – IDT7006L Active: 700mW (typ.) Standby: 1mW (typ.) ◆ IDT7006 easily expands data bus width to 16 bits or more using the Master/Slave select when cascading more than one device Functional Block Diagram OEL CEL R/WL ◆ M/S = H for BUSY output flag on Master, M/S = L for BUSY input on Slave ◆ Busy and Interrupt Flags ◆ On-chip port arbitration logic .

IDT7006S : The IDT7006 is a high-speed 16K x 8 Dual-Port Static RAM. The IDT7006 is designed to be used as a stand-alone 128K-bit Dual-Port RAM or as a combination MASTER/SLAVE Dual-Port RAM for 16-bit-or-more word systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 16-bit or wider memory system applications results in full-speed, errorfree operation without the need for additional discrete logic. This device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature controlled by CE permits the on-chip circuitry of each port to enter Military, Industri.

IDT7007L : HIGH-SPEED 32K x 8 DUAL-PORT STATIC RAM IDT7007S/L Features ◆ True Dual-Ported memory cells which allow simultaneous reads of the same memory location ◆ High-speed access – Military: 25/35/55ns (max.) – Industrial: 20/25/35/55ns (max.) – Commercial: 15/20/25/35/55ns (max.) ◆ Low-power operation – IDT7007S Active: 850mW (typ.) Standby: 5mW (typ.) – IDT7007L Active: 850mW (typ.) Standby: 1mW (typ.) ◆ IDT7007 easily expands data bus width to 16 bits or more using the Master/Slave select when cascading more than one device ◆ M/S = H for BUSY output flag on Master, M/S = L for BUSY input on Slave ◆ Interrupt Flag ◆ On-chip port arbitration logic ◆ Full on-chip hardware support of semaphore sig.

IDT7007S : HIGH-SPEED 32K x 8 DUAL-PORT STATIC RAM IDT7007S/L Features ◆ True Dual-Ported memory cells which allow simultaneous reads of the same memory location ◆ High-speed access – Military: 25/35/55ns (max.) – Industrial: 20/25/35/55ns (max.) – Commercial: 15/20/25/35/55ns (max.) ◆ Low-power operation – IDT7007S Active: 850mW (typ.) Standby: 5mW (typ.) – IDT7007L Active: 850mW (typ.) Standby: 1mW (typ.) ◆ IDT7007 easily expands data bus width to 16 bits or more using the Master/Slave select when cascading more than one device ◆ M/S = H for BUSY output flag on Master, M/S = L for BUSY input on Slave ◆ Interrupt Flag ◆ On-chip port arbitration logic ◆ Full on-chip hardware support of semaphore sig.

IDT7008L : HIGH-SPEED 64K x 8 DUAL-PORT STATIC RAM IDT7008S/L Features ◆ True Dual-Ported memory cells which allow simultaneous reads of the same memory location ◆ High-speed access – Commercial: 15/20/25/35/55ns (max.) – Industrial: 20/55ns (max.) ◆ Low-power operation – IDT7008S Active: 750mW (typ.) Standby: 5mW (typ.) – IDT7008L Active: 750mW (typ.) Standby: 1mW (typ.) ◆ Dual chip enables allow for depth expansion without external logic ◆ IDT7008 easily expands data bus width to 16 bits or more using the Master/Slave select when cascading more than one device ◆ M/S = VIH for BUSY output flag on Master, M/S = VIL for BUSY input on Slave ◆ Interrupt Flag ◆ On-chip port arbitration logic ◆ Full on-c.

IDT7008S : HIGH-SPEED 64K x 8 DUAL-PORT STATIC RAM IDT7008S/L Features ◆ True Dual-Ported memory cells which allow simultaneous reads of the same memory location ◆ High-speed access – Commercial: 15/20/25/35/55ns (max.) – Industrial: 20/55ns (max.) ◆ Low-power operation – IDT7008S Active: 750mW (typ.) Standby: 5mW (typ.) – IDT7008L Active: 750mW (typ.) Standby: 1mW (typ.) ◆ Dual chip enables allow for depth expansion without external logic ◆ IDT7008 easily expands data bus width to 16 bits or more using the Master/Slave select when cascading more than one device ◆ M/S = VIH for BUSY output flag on Master, M/S = VIL for BUSY input on Slave ◆ Interrupt Flag ◆ On-chip port arbitration logic ◆ Full on-c.

IDT7009L : HIGH-SPEED 128K x 8 DUAL-PORT STATIC RAM IDT7009L LEAD FINISH (SnPb) ARE IN EOL PROCESS - LAST TIME BUY EXPIRES JUNE 15, 2018 Features ◆ True Dual-Ported memory cells which allow simultaneous reads of the same memory location ◆ High-speed access – Commercial: 15/20ns (max.) – Industrial: 20ns (max.) ◆ Low-power operation – IDT7009L Active: 1W (typ.) Standby: 1mW (typ.) ◆ Dual chip enables allow for depth expansion without external logic ◆ IDT7009 easily expands data bus width to 16 bits or more using the Master/Slave select when cascading more than one device ◆ M/S = VIH for BUSY output flag on Master, M/S = VIL for BUSY input on Slave ◆ Interrupt Flag ◆ On-chip port arbitration logic ◆ .

IDT70121L : The IDT70121/IDT70125 are high-speed 2K x 9 Dual-Port Static RAMs. The IDT70121 is designed to be used as a stand-alone 9-bit Dual-Port RAM or as a “MASTER” Dual-Port RAM together with the IDT70125 “SLAVE” Dual-Port in 18bit-or-more word width systems. Using the IDT MASTER/ SLAVE Dual-Port RAM approach in 18-bit-or-wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic. Both devices provide two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power-down feature, controlled by CE, permits the on-chip circui.

IDT70121S : The IDT70121/IDT70125 are high-speed 2K x 9 Dual-Port Static RAMs. The IDT70121 is designed to be used as a stand-alone 9-bit Dual-Port RAM or as a “MASTER” Dual-Port RAM together with the IDT70125 “SLAVE” Dual-Port in 18bit-or-more word width systems. Using the IDT MASTER/ SLAVE Dual-Port RAM approach in 18-bit-or-wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic. Both devices provide two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power-down feature, controlled by CE, permits the on-chip circui.

IDT70125L : The IDT70121/IDT70125 are high-speed 2K x 9 Dual-Port Static RAMs. The IDT70121 is designed to be used as a stand-alone 9-bit Dual-Port RAM or as a “MASTER” Dual-Port RAM together with the IDT70125 “SLAVE” Dual-Port in 18bit-or-more word width systems. Using the IDT MASTER/ SLAVE Dual-Port RAM approach in 18-bit-or-wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic. Both devices provide two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power-down feature, controlled by CE, permits the on-chip circui.

IDT70125S : The IDT70121/IDT70125 are high-speed 2K x 9 Dual-Port Static RAMs. The IDT70121 is designed to be used as a stand-alone 9-bit Dual-Port RAM or as a “MASTER” Dual-Port RAM together with the IDT70125 “SLAVE” Dual-Port in 18bit-or-more word width systems. Using the IDT MASTER/ SLAVE Dual-Port RAM approach in 18-bit-or-wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic. Both devices provide two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power-down feature, controlled by CE, permits the on-chip circui.

IDT7014S : The IDT7014 is an extremely high-speed 4K x 9 Dual-Port Static RAM designed to be used in systems where on-chip hardware port arbitration is not needed. This part lends itself to high-speed applications which do not need on-chip arbitration to manage simultaneous access. The IDT7014 provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. See functional description. The IDT7014 utilitizes a 9-bit wide data path to allow for parity at the user's option. This feature is especially useful in data communication applications where it is necessary to use a parity bit for transmission/rec.

IDT7015L : HIGH-SPEED 8K x 9 DUAL-PORT STATIC RAM IDT7015S/L Features: ◆ True Dual-Ported memory cells which allow simultaneous reads of the same memory location ◆ High-speed access – Commercial: 12/15/17/20/25/35ns (max.) – Industrial: 20ns (max.) ◆ Low-power operation – IDT7015S Active: 750mW (typ.) Standby: 5mW (typ.) – IDT7015L Active: 750mW (typ.) Standby: 1mW (typ.) ◆ IDT7015 easily expands data bus width to 18 bits or more using the Master/Slave select when cascading more than one device ◆ M/S = VIH for BUSY output flag on Master M/S = VIL for BUSY input on Slave ◆ Busy and Interrupt Flag ◆ On-chip port arbitration logic ◆ Full on-chip hardware support of semaphore signaling between ports ◆ F.




Since 2006. D4U Semicon,
Electronic Components Datasheet Search Site. (Privacy Policy & Contact)