DatasheetsPDF.com

74AUP1G0832

Part Number	74AUP1G0832
Manufacturer	NXP
Description	Low Power 3-Input AND-OR Gate
Published	Dec 14, 2006
Detailed Description	www.DataSheet4U.com 74AUP1G0832 Low-power 3-input AND-OR gate Rev. 01 — 8 November 2006 Product data sheet 1. General ...
Datasheet	74AUP1G0832 PDF File

Overview

www.
DataSheet4U.
com 74AUP1G0832 Low-power 3-input AND-OR gate Rev.
01 — 8 November 2006 Product data sheet 1.
General description The 74AUP1G0832 is a high-performance, low-power, low-voltage, Si-gate CMOS device, superior to most advanced CMOS compatible TTL families.
Schmitt trigger action at all inputs makes the circuit tolerant to slower input rise and fall times across the entire VCC range from 0.
8 V to 3.
6 V.
This device ensures a very low static and dynamic power consumption across the entire VCC range from 0.
8 V to 3.
6 V.
This device is fully speciﬁed for partial power-down applications using IOFF.
The IOFF circuitry disables the output, preventing the damaging backﬂow current through the device when it is powered down.
The 74AUP1G0832 provides the Boolean function: Y = (A × B) + C.
The user can choose the logic functions OR, AND and AND-OR.
All inputs can be connected to VCC or GND.
2.
Features s Wide supply voltage range from 0.
8 V to 3.
6 V s High noise immunity s Complies with JEDEC standards: x JESD8-12 (0.
8 V to 1.
3 V) x JESD8-11 (0.
9 V to 1.
65 V) x JESD8-7 (1.
2 V to 1.
95 V) x JESD8-5 (1.
8 V to 2.
7 V) x JESD8-B (2.
7 V to 3.
6 V) s ESD protection: x HBM JESD22-A114-D Class 3A exceeds 5000 V x MM JESD22-A115-A exceeds 200 V x CDM JESD22-C101-C exceeds 1000 V s Low static power consumption; ICC = 0.
9 µA (maximum) s Latch-up performance exceeds 100 mA per JESD 78 Class II s Inputs accept voltages up to 3.
6 V s Low noise overshoot and undershoot < 10 % of VCC s IOFF circuitry provides partial Power-down mode operation s Multiple package options s Speciﬁed from −40 °C to +85 °C and −40 °C to +125 °C www.
DataSheet4U.
com NXP Semiconductors 74AUP1G0832 Low-power 3-input AND-OR gate 3.
Ordering information Table 1.
Ordering information Package Temperature range Name 74AUP1G0832GW 74AUP1G0832GM 74AUP1G0832GF −40 °C to +125 °C −40 °C to +125 °C −40 °C to +125 °C SC-88 XSON6 XSON6 Description plastic surface-mounted package; 6 leads Version SOT363 Type number ...

Similar Datasheet

74AUP1G08 Low-power 2-input AND gate - NXP Semiconductors
74AUP1G08 SINGLE 2 INPUT POSITIVE AND GATE - Diodes
74AUP1G08 Low-power 2-input AND gate - nexperia
74AUP1G08-Q100 Low-power 2-input AND gate - nexperia
74AUP1G0832 Low Power 3-Input AND-OR Gate - NXP
74AUP1G0832 Low-power 3-input AND-OR gate - nexperia

@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)