DatasheetsPDF.com

NB3N3001

ON Semiconductor
Part Number NB3N3001
Manufacturer ON Semiconductor
Description PureEdge Clock Generator
Published Jan 12, 2007
Detailed Description www.DataSheet4U.com NB3N3001 3.3 V 106.25 MHz/ 212.5 MHz PureEdge Clock Generator with LVPECL Differential Output Descr...
Datasheet PDF File NB3N3001 PDF File

NB3N3001
NB3N3001


Overview
www.
DataSheet4U.
com NB3N3001 3.
3 V 106.
25 MHz/ 212.
5 MHz PureEdge Clock Generator with LVPECL Differential Output Description The NB3N3001 is a low−jitter, dual−rate PLL−synthesized clock generator.
It accepts a standard 26.
5625 MHz fundamental mode AT cut parallel resonant crystal as the reference source for its integrated crystal oscillator and low noise phase−locked loop (PLL) and produces user selectable clock frequencies of either 106.
25 MHz or 212.
5 MHz.
In addition, the PLL circuitry will generate a 50% duty cycle square−wave through a pair of differential LVPECL clock outputs.
Typical phase jitter at 106.
25 MHz is 0.
3 ps RMS from 637 kHz to 10 MHz.
The LVPECL output drivers can be ...



Similar Datasheet


Since 2006. D4U Semicon,
Electronic Components Datasheet Search Site. (Privacy Policy & Contact)