DatasheetsPDF.com

MC74LCX16543A

Motorola
Part Number MC74LCX16543A
Manufacturer Motorola
Description LOW-VOLTAGE CMOS 16-BIT LATCHING TRANSCEIVER
Published Apr 12, 2007
Detailed Description MOTOROLA SEMICONDUCTOR TECHNICAL DATA Low-Voltage CMOS 16-Bit Latching Transceiver With 5V-Tolerant Inputs and Outputs...
Datasheet PDF File MC74LCX16543A PDF File

MC74LCX16543A
MC74LCX16543A


Overview
MOTOROLA SEMICONDUCTOR TECHNICAL DATA Low-Voltage CMOS 16-Bit Latching Transceiver With 5V-Tolerant Inputs and Outputs (3-State, Non-Inverting) MC74LCX16543A The MC74LCX16543A is a high performance, non–inverting 16–bit latching transceiver operating from a 2.
7 to 3.
6V supply.
The device is byte controlled.
Each byte has separate control inputs which can be tied together for full 16–bit operation.
High impedance TTL compatible inputs significantly reduce current loading to input drivers while TTL compatible outputs offer improved switching noise performance.
A VI specification of 5.
5V allows MC74LCX16543A inputs to be safely driven from 5V devices.
The MC74LCX16543A is suitable for memory address driving and all TTL level bus oriented transceiver applications.
For data flow from A to B with the EAB LOW, the A–to–B Output Enable (OEAB) must be LOW in order to enable data to the B bus, as indicated in the Function Table.
With EAB LOW, a LOW signal on the A–to–B Latch Enable (LEAB) input makes the A–to–B latches transparent; a subsequent LOW–to–HIGH transition of the LEAB signal will latch the A latches, and the outputs no longer change with the A inputs.
With EAB and OEAB both LOW, the 3–State B output buffers are active and reflect the data present at the output of the A latches.
Control of data flow from B to A is symmetric to that above, but uses the EBA, LEBA, and OEBA inputs.
www.
DataSheet4U.
com LOW–VOLTAGE CMOS 16–BIT LATCHING TRANSCEIVER DT SUFFIX 56–LEAD PLASTIC TSSOP PACKAGE CASE 1202–01 • Designed for 2.
7 to 3.
6V VCC Operation • 5.
2ns Maximum tpd • 5V Tolerant — Interface Capability With 5V TTL Logic • Supports Live Insertion and Withdrawal • IOFF Specification Guarantees High Impedance When VCC = 0V • LVTTL Compatible • LVCMOS Compatible • 24mA Balanced Output Sink and Source Capability • Near Zero Static Supply Current in All Three Logic States (20µA) Substantially Reduces System Power Requirements PIN NAMES Pins OExxn Exxn LExxn A0–A15 B0–B15 Funct...



Similar Datasheet


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)