DatasheetsPDF.com

FPD87392AXA

National Semiconductor
Part Number FPD87392AXA
Manufacturer National Semiconductor
Description TFT-LCD Timing Controller
Published Jun 29, 2007
Detailed Description FPD87392AXA +3.3V TFT-LCD Timing Controller with Dual LVDS Inputs/Dual RSDS™ Outputs for TFT-LCD Monitor and Notebook (S...
Datasheet PDF File FPD87392AXA PDF File

FPD87392AXA
FPD87392AXA

Overview
FPD87392AXA +3.
3V TFT-LCD Timing Controller with Dual LVDS Inputs/Dual RSDS™ Outputs for TFT-LCD Monitor and Notebook (SXGA/SXGA+/UXGA) PRELIMINARY July 2003 FPD87392AXA +3.
3V TFT-LCD Timing Controller with Dual LVDS Inputs/Dual RSDS™ Outputs for TFT-LCD Monitor and Notebook (SXGA/SXGA+/UXGA) General Description The FPD87392AXA Panel Timing Controller is an integrated FPD-Link + RSDS™ + TFT-LCD Timing Controller.
The logic architecture is implemented using standard and default timing controller functionality based on an Embedded Gate Array.
The device is reconfigurable to the needs of a specific application by providing user-defined specifications or customer supplied VHDL/Verilog code.
The FPD87392AXA is a timing controller that combines an LVDS dual pixel input interface with National’s Reduced Swing Differential Signaling (RSDS™) output column driver interface for SXGA, SXGA+ and UXGA resolutions.
It resides on the TFT-LCD panel and provides the data buffering and control signal generation.
The RSDS™ data path to the column driver contributes toward lowering radiated EMI and reduced system dynamic power consumption.
The RSDS™ dual 12 pair differential bus conveys up to 24-bit color data for SXGA/SXGA+/UXGA panels when using VESA 60Hz standard timing.
www.
DataSheet4U.
com Features n Input frequency range from 30 MHz to 85 MHz n Support display resolutions SXGA (1280x1024), SXGA+ (1400x1050) and UXGA (1600x1200) n Embedded gate array for custom panel timing n RSDS™ (Reduced Swing Differential Signaling) Column Driver bus for low power and reduced EMI n Drives RSDS™ column driver up to 170 Mb/s with an 85 MHz clock n 6 or 8 bit LVDS dual pixel input interface (FPD-Link) n Virtual 8-bit color depth in FRC mode n Flexible RSDS™ data output mapping for Bottom or Top mount n Supports 1 and 2 line inversion mode for RVS output n Supports Graphics Controllers with spread spectrum interface for lower EMI n Free Run Mode Function n Fail-safe function in DE mode (Bonding O...


Similar Datasheet


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)