DatasheetsPDF.com

DS3104-SE

Part Number	DS3104-SE
Manufacturer	Maxim Integrated Products
Description	Line Card Timing IC
Published	Jul 30, 2007
Detailed Description	www.DataSheet4U.com Rev: 060507 DS3104-SE Line Card Timing IC with Synchronous Ethernet Support General Description Th...
Datasheet	DS3104-SE PDF File

Overview

www.
DataSheet4U.
com Rev: 060507 DS3104-SE Line Card Timing IC with Synchronous Ethernet Support General Description The DS3104-SE is a low-cost, feature-rich timing IC for line cards with synchronous Gigabit Ethernet (GbE), 10-Gigabit Ethernet (10GbE), and Fast Ethernet ports.
ITU-T recommendation G.
8261 (formerly G.
pactiming) specifies that network synchronization can be carried over packet links by synchronizing the bit clock of the physical layer as is currently done on SONET/SDH links.
The DS3104-SE enables synchronization in Ethernet line cards in both the transmit and receive directions.
In the transmit direction, the device accepts traditional SONET/SDH system clocks such as 19.
44MHz from redundant system timing cards and synthesizes frequency-locked xMII clock rates, such as the 125MHz GTX_CLK for GbE GMIIs.
Each Ethernet PHY then synthesizes a transmit bit clock that is frequency-locked to the xMII clock, and thus to the system clock and network clock.
In the receive direction, each PHY divides down the recovered bit clock to produce the receive xMII clock.
The DS3104-SE accepts the xMII clock from any of several Ethernet ports and forwards a frequency-locked system clock, such as 19.
44MHz, to the system timing cards.
SONET/SDH ports are also supported.
Features ♦ Timing Card to Line Card Path ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ Two Input Clocks from Master and Slave Timing Cards (LVDS/LVPECL or CMOS/TTL) Optional Frame Sync Inputs and Outputs Continuous Input Clock Quality Monitoring Hitless Reference Switching, Automatic or Manual Holdover on Loss of All Inputs Programmable PLL Bandwidth, 1Hz to 400Hz Frequency Conversion Between SONET/SDH Rates and Ethernet MII/GMII/XGMII Rates Up to 7 Output Clocks: 3 CMOS/TTL (≤ 125MHz), 2 LVDS/LVPECL (≤ 312.
50MHz), and 2 Dual CMOS/TTL and LVDS/LVPECL Up to 8 Input Clocks: 4 CMOS/TTL (≤ 125MHz) and 4 LVDS/LVPECL/CMOS/TTL (≤ 156.
25MHz) Hitless Reference Switching, Automatic or Manual Frequency Conversion Between Ethernet MII/GMII/XGMII ...

Similar Datasheet

DS3104-SE Line Card Timing IC - Maxim Integrated Products

@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)