DatasheetsPDF.com

PL611-30

PhaseLink Corporation
Part Number PL611-30
Manufacturer PhaseLink Corporation
Description Programmable Quick Turn Clock
Published Apr 25, 2008
Detailed Description Preliminary PL611-30 Programmable Quick Turn Clock T M FEATURES Advanced programmable PLL design Very low Jitter and P...
Datasheet PDF File PL611-30 PDF File

PL611-30
PL611-30


Overview
Preliminary PL611-30 Programmable Quick Turn Clock T M FEATURES Advanced programmable PLL design Very low Jitter and Phase Noise (< 40ps Pk-Pk typical) Output frequency up to 375MHz CMOS.
Supports differential CMOS output to produce PECL, LVDS inputs.
• Crystal inputs: o Fundamental crystal: 10MHz-30MHz o 3 RD overtone crystal: Up to 75MHz www.
DataSheet4U.
com o Reference input: Up to 200MHz • Accepts <1.
0V reference signal input voltage • One programmable I/O pin can be configured as Output Enable (OE), or Frequency Selection input (FSEL), or Reference clock.
• Single 3.
3V ± 10% power supply • Operating temperature range from -40 ° C to 85 ° C • Available in 8-pin MSOP/SOIC, 6-pin SOT Green/ RoHS compliant packages.
• • • • PIN CONFIGURATION XIN/FIN GND CLK0 CLK1 1 8 XOUT CLK2, OE, FSEL DNC VDD PL611-30 SOP-8 MSOP-8 2 3 4 7 6 5 DESCRIPTION The PL611-30 is a low-cost general purpose frequency synthesizer and a member of PhaseLink’s Factory Programmable ‘Quick Turn Clock (QTC)’ family.
PhaseLink’s PL611-30 product family can generate any output frequency up to 375 MHz from fundamental crystal input between 10 MHz - 30 MHz, or a 3rd overtone crystal of up to 75Mhz.
The PL611-30 produces differential CMOS outputs to support PECL, LVDS, and CMOS inputs.
BLOCK DIAGRAM XIN/FIN XOUT Xtal OSC FRef .
R- counter Phase Detector M-counter ( 6 -bit) Charge Pump Loop Filter Programming Logic FSEL OE CLoad FVCO = F Ref.
* (2 * M /R) P-counter (5-bit) VCO FOut = FVCO / (2 * P) CLK[0:1] CLK2 Programmable Function /1, /2 47745 Fremont Blvd.
, Fremont, California 94538 Tel (510) 492-0990 Fax (510) 492-0991 www.
phaselink.
com Rev 03/03/05 Page 1 Preliminary PL611-30 Programmable Quick Turn Clock T M KEY PROGRAMMING PARAMETERS CLK[ 0:2 ] Output Frequency Fout = FIN * M / (R * P) where M= 6 bit R= 1 P= 5 bit 1.
CLK[0:1]= VCO / 2 * P www.
DataSheet4U.
com 2.
CLK[2]= FIN or FIN/2 Output Drive Strength Std: 10mA (default) High: 24mA Crystal Load Programmable Input/Outp...



Similar Datasheet


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)