DatasheetsPDF.com

MPC950

Part Number	MPC950
Manufacturer	Motorola
Description	(MPC950 / MPC951) LOW VOLTAGE PLL CLOCK DRIVER
Published	Aug 8, 2008
Detailed Description	MOTOROLA SEMICONDUCTOR TECHNICAL DATA Low Voltage PLL Clock Driver The MPC950/951 are 3.3V compatible, PLL based clock...
Datasheet	MPC950 PDF File

Overview

MOTOROLA SEMICONDUCTOR TECHNICAL DATA Low Voltage PLL Clock Driver The MPC950/951 are 3.
3V compatible, PLL based clock driver devices targeted for high performance clock tree designs.
With output frequencies of up to 180MHz and output skews of 375ps the MPC950 is ideal for the most demanding clock tree designs.
The devices employ a fully differential PLL design to minimize cycle–to–cycle and long term jitter.
This parameter is of significant importance when the clock driver is providing the reference clock for PLL’s on board today’s microprocessors and ASiC’s.
The devices offer 9 low skew outputs, the outputs are configurable to support the clocking needs of the various high performance microprocessors.
www.
DataSheet4U.
com MPC950 MPC951 LOW VOLTAGE PLL CLOCK DRIVER • Fully Integrated PLL • Oscillator or Crystal Reference Input • Output Frequency up to 180MHz • Outputs Disable in High Impedance • Compatible with PowerPC™, Intel and High Performance RISC Microprocessors • TQFP Packaging • Output Frequency Configurable • ±100ps Typical Cycle–to–Cycle Jitter FA SUFFIX 32–LEAD TQFP PACKAGE CASE 873A–02 Two selectable feedback division ratios are available on the MPC950 to provide input reference clock flexibility.
The FBSEL pin will choose between a divide by 8 or a divide by 16 of the VCO frequency to be compared with the input reference to the MPC950.
The internal VCO is running at either 2x or 4x the high speed output, depending on configuration, so that the input reference will be either one half, one fourth or one eighth the high speed output.
The MPC951 replaces the crystal oscillator and internal feedback of the MPC950 with a differential PECL reference input and an external feedback input.
These features allow for the MPC951 to be used as a zero delay, low skew fanout buffer.
In addition, the external feedback allows for a wider variety of input–to–output frequency relationships.
The MPC951 REF_SEL pin allows for the selection of an alternate LVCMOS input ...

Similar Datasheet

MPC9100 DUAL PLL CLOCK GENERATOR - Motorola
MPC9108 MULTIPLE OUTPUT CLOCK SYNTHESIZER - Motorola
MPC9109 LOW VOLTAGE 1:18 CLOCK DISTRIBUTION CHIP - Motorola
MPC9109 Low Voltage 1:18 Clock Distribution Chip - Integrated Device Technology
MPC911 LOW-VOLTAGE 1:9 DIFFERENTIAL ECL/HSTL TO HSTL CLOCK DRIVER - Motorola
MPC9120 1:10 LVCMOS FANOUT BUFFER - Motorola
MPC9140 1:18 LVCMOS FANOUT BUFFER - Motorola
MPC9229 400 MHz Low Voltage PECL Clock Synthesizer - Motorola
MPC9230 800 MHz Low Voltage PECL Clock Synthesizer - Motorola
MPC9230 800MHz Low Voltage PECL Clock Synthesizer - IDT

@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)