DatasheetsPDF.com

CY7C1470BV25

Part Number	CY7C1470BV25
Manufacturer	Cypress Semiconductor
Description	(CY7C147xBV25) 72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined SRAM
Published	Oct 15, 2008
Detailed Description	CY7C1470BV25 CY7C1472BV25, CY7C1474BV25 72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL™ Architecture Featur...
Datasheet	CY7C1470BV25 PDF File

Overview

CY7C1470BV25 CY7C1472BV25, CY7C1474BV25 72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL™ Architecture Features ■ ■ Functional Description The CY7C1470BV25, CY7C1472BV25, and CY7C1474BV25 are 2.
5V, 2M x 36/4M x 18/1M x 72 synchronous pipelined burst SRAMs with No Bus Latency™ (NoBL™) logic, respectively.
They are designed to support unlimited true back-to-back read or write operations with no wait states.
The CY7C1470BV25, CY7C1472BV25, and CY7C1474BV25 are equipped with the advanced (NoBL) logic required to enable consecutive read or write operations with data being transferred on every clock cycle.
This feature dramatically improves the throughput of data in systems that require frequent read or write transitions.
The CY7C1470BV25, CY7C1472BV25, and CY7C1474BV25 are pin-compatible and functionally equivalent to ZBT devices.
All synchronous inputs pass through input registers controlled by the rising edge of the clock.
All data outputs pass through output registers controlled by the rising edge of the clock.
The clock input is qualified by the Clock Enable (CEN) signal, which when deasserted suspends operation and extends the previous clock cycle.
Write operations are controlled by the Byte Write Selects (BWa–BWd for CY7C1470BV25, BWa–BWb for CY7C1472BV25, and BWa–BWh for CY7C1474BV25) and a Write Enable (WE) input.
All writes are conducted with on-chip synchronous self-timed write circuitry.
Three synchronous Chip Enables (CE1, CE2, CE3) and an asynchronous Output Enable (OE) provide for easy bank selection and output tri-state control.
To avoid bus contention, the output drivers are synchronously tri-stated during the data portion of a write sequence.
Pin-compatible and functionally equivalent to ZBT™ Supports 250 MHz bus operations with zero wait states ❐ Available speed grades are 250, 200, and 167 MHz Internally self-timed output buffer control to eliminate the need to use asynchronous OE Fully registered (inputs and outputs) for pipelined operati...

Similar Datasheet

CY7C1470BV25 (CY7C147xBV25) 72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined SRAM - Cypress Semiconductor
CY7C1470BV33 72-Mbit (2 M x 36/4 M x 18/1 M x 72) Pipelined SRAM - Cypress Semiconductor

@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)