DatasheetsPDF.com

LF398

NXP
Part Number LF398
Manufacturer NXP
Description Sample-and-hold amplifiers
Published Mar 22, 2005
Detailed Description Philips Semiconductors Linear Products Product specification Sample-and-hold amplifiers LF198/LF298/LF398 DESCRIPTIO...
Datasheet PDF File LF398 PDF File

LF398
LF398


Overview
Philips Semiconductors Linear Products Product specification Sample-and-hold amplifiers LF198/LF298/LF398 DESCRIPTION The LF198/LF298/LF398 are monolithic sample-and-hold circuits which utilize high-voltage ion-implant JFET technology to obtain ultra-high DC accuracy with fast acquisition of signal and low droop rate.
Operating as a unity gain follower, DC gain accuracy is 0.
002% typical and acquisition time is as low as 6µs to 0.
01%.
A bipolar input stage is used to achieve low offset voltage and wide bandwidth.
Input offset adjust is accomplished with a single pin and does not degrade input offset drift.
The wide bandwidth allows the LF198 to be included inside the feedback loop of 1MHz op amps without having stability problems.
Input impedance of 1010Ω allows high source impedances to be used without degrading accuracy.
P-channel junction FETs are combined with bipolar devices in the output amplifier to give droop rates as low as 5mV/min with a 1µF hold capacitor.
The JFETs have much lower noise than MOS devices used in previous designs and do not exhibit high temperature instabilities.
The overall design guarantees no feedthrough from input to output in the hold mode even for input signals equal to the supply voltages.
Logic inputs are fully differential with low input current, allowing direct connection to TTL, PMOS, and CMOS; differential threshold is 1.
4V.
The LF198/LF298/LF398 will operate from ±5V to ±18V supplies.
They are available in 8-pin plastic DIP, 8-pin Cerdip, and 14-pin plastic SO packages.
PIN CONFIGURATIONS FE, N Packages 1 2 3 4 TOP VIEW 8 7 6 5 V+ OFFSET VOLTAGE INPUT V– LOGIC LOGIC REFERENCE Ch OUTPUT D1 Package INPUT 1 NC 2 V– 3 NC 4 NC 5 NC 6 OUTPUT 7 TOP VIEW 14 V OS Adj 13 NC 12 V+ 11 LOGIC 10 LOGIC REF 9 8 NC Ch FEATURES • Operates from ±5V to ±18V supplies • Less than 10µs acquisition time • TTL, PMOS, CMOS compatible logic input • 0.
5mV typical hold step at CH=0.
01µF • Low input offset • 0.
002% gain accuracy • Low output nois...


Similar Datasheet


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)