DatasheetsPDF.com

ADAU1446

Analog Devices
Part Number ADAU1446
Manufacturer Analog Devices
Description Digital Audio Processor
Published Jul 19, 2009
Detailed Description Data Sheet SigmaDSP Digital Audio Processor with Flexible Audio Routing Matrix ADAU1442/ADAU1445/ADAU1446 FEATURES Ful...
Datasheet PDF File ADAU1446 PDF File

ADAU1446
ADAU1446

Overview
Data Sheet SigmaDSP Digital Audio Processor with Flexible Audio Routing Matrix ADAU1442/ADAU1445/ADAU1446 FEATURES Fully programmable audio digital signal processor (DSP) for enhanced sound processing Features SigmaStudio, a proprietary graphical programming tool for the development of custom signal flows 172 MHz SigmaDSP core; 3584 instructions per sample at 48 kHz 4k parameter RAM, 8k data RAM Flexible audio routing matrix (FARM) 24-channel digital input and output Up to 8 stereo asynchronous sample rate converters (from 1:8 up to 7.
75:1 ratio and 139 dB DNR) Stereo S/PDIF input and output Supports serial and TDM I/O, up to fS = 192 kHz Multichannel byte-addressable TDM serial port Pool of 170 ms digital audio delay (at 48 kHz) Clock oscillator for generating master clock from crystal PLL for generating core clock from common audio clocks I2C and SPI control interfaces Standalone operation Self-boot from serial EEPROM 4-channel, 10-bit auxiliary control ADC Multipurpose pins for digital controls and outputs Easy implementation of available third-party algorithms On-chip regulator for generating 1.
8 V from 3.
3 V supply 100-lead TQFP and LQFP packages Temperature range: −40°C to +105°C APPLICATIONS Automotive audio processing Head units Navigation systems Rear-seat entertainment systems DSP amplifiers (sound system amplifiers) Commercial audio processing FUNCTIONAL BLOCK DIAGRAM MP[3:0]/ SPI/I2C* SELFBOOT MP[11:4] ADC[3:0] XTALI XTALO ADAU1442/ ADAU1445/ ADAU1446 1.
8V REGULATOR I2C/SPI CONTROL INTERFACE AND SELF-BOOT MP/ AUX ADC CLOCK PLL OSCILLATOR CLKOUT SPDIFI SDATA_IN[8:0] (24-CHANNEL DIGITAL AUDIO INPUT) BIT CLOCK† (BCLK) FRAME CLOCK† (LRCLK) S/PDIF RECEIVER PROGRAMMABLE AUDIO PROCESSOR CORE S/PDIF TRANSMITTER FLEXIBLE AUDIO ROUTING MATRIX (FARM) SERIAL DATA INPUT PORT (×9) UP TO 16 CHANNELS OF ASYNCHRONOUS SAMPLE RATE CONVERTERS SERIAL DATA OUTPUT PORT (×9) SERIAL CLOCK DOMAINS (×12) SPDIFO SDATA_OUT[8:0] (24-CHANNEL DIGITAL AUDIO OUTPUT) ...


Similar Datasheet


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)