DatasheetsPDF.com

ADAU1382

Analog Devices
Part Number ADAU1382
Manufacturer Analog Devices
Description Low Noise Stereo Codec
Published Jan 31, 2010
Detailed Description Low Noise Stereo Codec with Recording and Playback Processing ADAU1382 FEATURES 24-bit stereo audio ADC and DAC 400 mW s...
Datasheet PDF File ADAU1382 PDF File

ADAU1382
ADAU1382

Overview
Low Noise Stereo Codec with Recording and Playback Processing ADAU1382 FEATURES 24-bit stereo audio ADC and DAC 400 mW speaker amplifier (into 8 Ω load) Built-in sound engine for audio processing Wind noise filter Automatic level control (ALC) 5-band equalizer, including notch filter Sampling rates from 8 kHz to 96 kHz Stereo pseudo differential microphone input Optional stereo digital microphone input pulse-density modulation (PDM) Stereo line output PLL supporting a range of input clock rates Analog and digital I/O 1.
8 V to 3.
3 V Software control via SigmaStudio graphical user interface Software-controllable, clickless mute Software register and hardware pin standby mode 32-lead, 5 mm × 5 mm LFCSP GENERAL DESCRIPTION The ADAU1382 is a low power, 24-bit stereo audio codec.
The low noise DAC and ADC support sample rates from 8 kHz to 96 kHz.
Low current draw and power saving modes make the ADAU1382 ideal for battery-powered audio applications.
A configurable sound engine provides enhanced record and playback processing to improve overall audio quality.
The record path includes two digital stereo microphone inputs and an analog stereo input path.
The analog inputs can be configured for either a pseudo differential or a single-ended stereo source.
A dedicated analog beep input signal can be mixed into any output path.
The ADAU1382 includes a stereo line output and speaker driver, which makes the device capable of supporting dynamic speakers.
The serial control bus supports the I2C® or SPI protocols, and the serial audio bus is programmable for I2S, left-justified, rightjustified, or TDM mode.
A programmable PLL supports flexible clock generation for all standard rates and available master clocks from 11 MHz to 20 MHz.
DVDDOUT APPLICATIONS Digital still cameras Digital video cameras FUNCTIONAL BLOCK DIAGRAM AGND1 AGND2 AVDD1 AVDD2 IOVDD DGND CM REGULATOR ADAU1382 www.
DataSheet4U.
com BEEP PGA SOUND ENGINE LMIC/LMICN/ MICD1 PGA LMICP LEFT ADC DECIMATION FILTERS W...


Similar Datasheet


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)