DatasheetsPDF.com

IDT5T905 Datasheet PDF


Part Number IDT5T905
Manufacturer Integrated Device Technology
Title 2.5V SINGLE DATA RATE 1:5 CLOCK BUFFER TERABUFFER
Description Guaranteed Low Skew 25ps (max) Very low duty cycle distortion High speed propagation delay 2.5ns. (max) Up to 250MHz operation Very low CMOS...
Features








• IDT5T905 DESCRIPTION: Guaranteed Low Skew 25ps (max) Very low duty cycle distortion High speed propagation delay 2.5ns. (max) Up to 250MHz operation Very low CMOS power levels 1.5V VDDQ for HSTL interface Hot insertable and over-voltage tolerant inputs 3-level inputs for se...

File Size 135.09KB
Datasheet IDT5T905 PDF File








Similar Ai Datasheet

IDT5T9050 : Optimized for 2.5V LVTTL Guaranteed Low Skew 25ps (max) Very low duty cycle distortion 300 (max) High speed propagation delay 1.8ns. (max) Up to 200MHz operation Very low CMOS power levels Hot insertable and over-voltage tolerant inputs 1:5 fanout buffer 2.5V VDD Available in TSSOP package The IDT5T9050 2.5V single data rate (SDR) clock buffer is a single-ended input to five single-ended outputs buffer built on advanced metal CMOS technology. The SDR clock buffer fanout from a single input to five single-ended outputs reduces the loading on the preceding driver and provides an efficient clock distribution network. Multiple power and grounds reduce noise. • Clock and signal distribu.

IDT5T907 : Guaranteed Low Skew 25ps (max) Very low duty cycle distortion High speed propagation delay 2.5ns. (max) Up to 250MHz operation Very low CMOS power levels 1.5V VDDQ for HSTL interface Hot insertable and over-voltage tolerant inputs 3-level inputs for selectable interface Selectable HSTL, eHSTL, 1.8V / 2.5V LVTTL, or LVEPECL input interface • Selectable differential or single-ended inputs and ten singleended outputs • 2.5V VDD • Available in TSSOP package The IDT5T907 2.5V single data rate (SDR) clock buffer is a user-selectable single-ended or differential input to ten single-ended outputs buffer built on advanced metal CMOS technology. The SDR clock buffer fanout from a single or diff.

IDT5T9070 : Optimized for 2.5V LVTTL Guaranteed Low Skew 25ps (max) Very low duty cycle distortion 300ps (max) High speed propagation delay 2ns. (max) Up to 200MHz operation Very low CMOS power levels Hot insertable and over-voltage tolerant inputs 1:10 fanout buffer 2.5V VDD Available in TSSOP package The IDT5T9070 2.5V single data rate (SDR) clock buffer is a single-ended input to ten single-ended outputs buffer built on advanced metal CMOS technology. The SDR clock buffer fanout from a single input to ten single-ended outputs reduces the loading on the preceding driver and provides an efficient clock distribution network. The IDT5T9070 has two output banks that can be asynchronously enabled/.




Since 2006. D4U Semicon,
Electronic Components Datasheet Search Site. (Privacy Policy & Contact)