DatasheetsPDF.com

LX128B-5F208C

Lattice Semiconductor
Part Number LX128B-5F208C
Manufacturer Lattice Semiconductor
Description High Performance Interfacing and Switching
Published Mar 25, 2010
Detailed Description ispGDX2™ Family September 2005 www.DataSheet4U.com Features Includes High, Performance t os -C w Lo “E-Series” High ...
Datasheet PDF File LX128B-5F208C PDF File

LX128B-5F208C
LX128B-5F208C

Overview
ispGDX2™ Family September 2005 www.
DataSheet4U.
com Features Includes High, Performance t os -C w Lo “E-Series” High Performance Interfacing and Switching Data Sheet ■ Two Options Available • High-performance sysHSI (standard part number) • Low-cost, no sysHSI (“E-Series”) ■ High Performance Bus Switching • High bandwidth – Up to 12.
8 Gbps (SERDES) – Up to 38 Gbps (without SERDES) • Up to 16 (15x10) FIFOs for data buffering • High speed performance – fMAX = 360MHz – tPD = 3.
0ns – tCO = 2.
9ns – tS = 2.
0ns • Built-in programmable control logic capability • I/O intensive: 64 to 256 I/Os • Expanded MUX capability up to 188:1 MUX ■ sysHSI Blocks Provide up to 16 High-speed Channels • • • • • Serializer/de-serializer (SERDES) included Clock Data Recovery (CDR) built in 800 Mbps per channel LVDS differential support 10B/12B support – Encoding / decoding – Bit alignment – Symbol alignment • 8B/10B support – Bit alignment – Symbol alignment • Source Synchronous support ■ sysCLOCK™ PLL • • • • Frequency synthesis and skew management Clock multiply and divide capability Clock shifting up to +/-2.
35ns in 335ps steps Up to four PLLs ■ Flexible Programming and Testing • IEEE 1532 compliant In-System Programmability (ISP™) • Boundary scan test through IEEE 1149.
1 interface • 3.
3V, 2.
5V or 1.
8V power supplies • 5V tolerant I/O for LVCMOS 3.
3 and LVTTL interfaces ■ sysIO™ Interfacing • LVCMOS 1.
8, 2.
5, 3.
3 and LVTTL support for standard board interfaces • SSTL 2/3 Class I and II support • HSTL Class I, III and IV support • GTL+, PCI-X for bus interfaces • LVPECL, LVDS and Bus LVDS differential support • Hot socketing • Programmable drive strength Table 1.
ispGDX2 Family Selection Guide ispGDX2-64/E I/Os GDX Blocks tPD tS tCO fMAX (Toggle) Max Bandwidth sysHSI Channels PLLs Package 1.
Max number of SERDES channels per device * 800Mbps 2.
“E-Series” does not support sysHSI.
3.
fMAX (Toggle) * maximum I/Os divided by 2.
2 ispGDX2-128/E 128 8 3.
2ns 2.
0ns 3.
1ns 330MHz 6.
4Gbps 2...


Similar Datasheet


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)