DatasheetsPDF.com

ICS181-51

Integrated Circuit Systems
Part Number ICS181-51
Manufacturer Integrated Circuit Systems
Description Low EMI Clock Generator
Published Apr 15, 2010
Detailed Description ICS181-51 www.DataSheet4U.com Low EMI Clock Generator Description The ICS181-51 generates a low EMI output clock from a...
Datasheet PDF File ICS181-51 PDF File

ICS181-51
ICS181-51


Overview
ICS181-51 www.
DataSheet4U.
com Low EMI Clock Generator Description The ICS181-51 generates a low EMI output clock from a clock or crystal input.
The device uses ICS’ proprietary mix of analog and digital Phase-Locked Loop (PLL) technology to spread the frequency spectrum of the output, thereby reducing the frequency amplitude peaks by several dB.
The ICS181-51 offers center spread selection of +/-0.
625% and +/-1.
875%.
Refer to the MK1714-01/02 for the widest selection of input frequencies and multipliers.
ICS offers a complete line of EMI reducing clock generators.
Consult us when you need to remove crystals and oscillators from your board.
Features • • • • Pin and function compatible to Cypress W181-51 Packaged in 8-pin SOIC Provides a spread spectrum output clock Accepts a clock input and provides same frequency dithered output • Input frequency of 28 to 75 MHz for Clock input • Peak reduction by 7dB - 14dB typical on 3rd - 19th odd harmonics • Spread percentage selection for +/-0.
625% and +/-1.
875% • Operating voltage of 3.
3 V and 5 V • Advanced, low-power CMOS process Block Diagram VDD FS2:1 SS% PLLClock Synthesis andSpread Spectrum Circuitry CLK X1/CLKIN X2 ClockBuffer/ Crystal Oscillator GND MDS 181-51 A 1 l Revision 110404 tel (408 ) 29 7-120 1 l I n t e gra t e d C i r cu i t S y s t e m s l 5 25 Race Street, San Jo se, CA 9 512 6 w w w.
i c st .
c o m ICS181-51 LOW EMI CLOCK GENERATOR www.
DataSheet4U.
com Pin Assignment X1/CLKIN X2 GND SS% 1 2 3 4 8 7 6 5 FS2 FS1 VDD CLKOUT Spread Spectrum Select Table SS% (Pin 4) 0 1 Spread Direction Center Center Spread Percentage (%) +/-0.
625% +/1.
875% 8 pin (150 mil) SOIC 0 = connect to GND 1 = connect directly to VDD Note: SS% pin has an internal pull-up resistor Frequency Range Selection Table FS2 (Pin 8) FS1 (Pin 7) Frequency Range Selection (MHz) 28-38 38-48 46-60 58-75 0 0 1 1 0 1 0 1 Pin Descriptions Pin Number Pin Name Pin Type Pin Description 1 2 3 4 5 6 7 8 X1/CLKIN X2 GND SS% CLKOUT VD...



Similar Datasheet


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)