DatasheetsPDF.com

IC41LV44002A

Integrated Silicon Solution
Part Number IC41LV44002A
Manufacturer Integrated Silicon Solution
Description 4M x 4 bit DYNAMIC RAM WITH EDO PAGE MODE
Published Apr 17, 2010
Detailed Description IC41C44002A/IC41C44002AS(L) IC41LV44002A/IC41LV44002AS(L) www.DataSheet4U.com Document Title 4Mx4 bit Dynamic RAM with ...
Datasheet PDF File IC41LV44002A PDF File

IC41LV44002A
IC41LV44002A

Overview
IC41C44002A/IC41C44002AS(L) IC41LV44002A/IC41LV44002AS(L) www.
DataSheet4U.
com Document Title 4Mx4 bit Dynamic RAM with EDO Page Mode Revision History Revision No 0A History Initial Draft Draft Date September 4,2001 Remark The attached datasheets are provided by ICSI.
Integrated Circuit Solution Inc reserve the right to change the specifications and products.
ICSI will answer to your questions about device.
If you have any questions, please contact the ICSI offices.
Integrated Circuit Solution Inc.
DR026-0A 09/04/2001 1 IC41C44002A/IC41C44002AS(L) IC41LV44002A/IC41LV44002AS(L) www.
DataSheet4U.
com 4M x 4 (16-MBIT) DYNAMIC RAM WITH EDO PAGE MODE FEATURES • Extended Data-Out (EDO) Page Mode access cycle • TTL compatible inputs and outputs • Refresh Interval: -- 2,048 cycles/32 ms • Refresh Mode: RAS-Only, CAS-before-RAS (CBR), and Hidden • JEDEC standard pinout • Single power supply: 5V ± 10% or 3.
3V ± 10% • Self Refresh 2048 cycles for S version • Low power for L version.
DESCRIPTION The ICSI 44002 Series is a 4,194,304 x 4-bit high-performance CMOS Dynamic Random Access Memory.
These devices offer an accelerated cycle access called EDO Page Mode.
EDO Page Mode allows 2,048 random accesses within a single row with access cycle time as short as 20 ns per 4-bit word.
These features make the 44002 Series ideally suited for highbandwidth graphics, digital signal processing, high-performance computing systems, and peripheral applications.
The 44002 Series is packaged in a 24-pin 300mil SOJ and a 24 pin TSOP-2 PRODUCT SERIES OVERVIEW Part No.
IS41C44002A IS41C44002AS(L) IS41LV44002A IS41LV44002AS(L) Refresh 2K 2K 2K 2K Voltage 5V ± 10% 5V ± 10% 3.
3V ± 10% 3.
3V ± 10% KEY TIMING PARAMETERS Parameter RAS Access Time (tRAC) CAS Access Time (tCAC) Column Address Access Time (tAA) EDO Page Mode Cycle Time (tPC) Read/Write Cycle Time (tRC) -50 50 13 25 20 84 - 60 60 15 30 25 104 Unit ns ns ns ns ns PIN CONFIGURATION 24 Pin SOJ, TSOP-2 VCC I/O0 I/O1 WE RAS NC A10 A0 A1...


Similar Datasheet


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)