DatasheetsPDF.com

ICS854S204I

Integrated Device Technology
Part Number ICS854S204I
Manufacturer Integrated Device Technology
Description LVPECL FANOUT BUFFER
Published May 13, 2010
Detailed Description LOW SKEW, DUAL, PROGRAMMABLE 1-TO-2 DIFFERENTIALTO-LVDS, LVPECL FANOUT BUFFER ICS854S204I GENERAL DESCRIPTION The ICS8...
Datasheet PDF File ICS854S204I PDF File

ICS854S204I
ICS854S204I

Overview
LOW SKEW, DUAL, PROGRAMMABLE 1-TO-2 DIFFERENTIALTO-LVDS, LVPECL FANOUT BUFFER ICS854S204I GENERAL DESCRIPTION The ICS854S204I is a low skew, high performance IC S dual, programmable 1-to-2 Differential-to-LVDS, HiPerClockS™ LVPECL Fanout Buffer and a member of the HiPerClock S™ family of High Performance Clock Solutions from IDT.
The PCLKx, nPCLKx pairs can accept most standard differential input levels.
With the selection of SEL_OUT signal, outputs can be selected be to either LVDS or LVPECL levels.
The ICS854S204I is characterized to operate from either a 2.
5V or a 3.
3V power supply.
Guaranteed output and bank skew characteristics make the ICS854S204I www.
DataSheet4U.
com ideal for those clock distribution applications demanding well defined performance and repeatability.
FEATURES • Two programmable differential LVDS or LVPECL output banks • Two differential clock input pairs • PCLKx, nPCLKx pairs can accept the following differential input levels: LVDS, LVPECL, SSTL, CML • Maximum output frequency: 3GHz • Translates any single ended input signal to LVDS levels with resistor bias on nPCLKx inputs • Output skew: 15ps (maximum) • Bank skew: 15ps (maximum) • Propagation delay: 500ps (maximum) • Additive phase jitter, RMS: 0.
15ps (typical) • Full 3.
3V or 2.
5V power supply • -40°C to 85°C ambient operating temperature • Available in lead-free (RoHS 6) package POWER SUPPLY CONFIGURATION TABLE 3.
3V Operation 2.
5V Operation VDD = 3.
3V VTAP = nc VDD = 2.
5V VTAP = 2.
5V SEL_OUT FUNCTION TABLE SEL_OUT 0 1 Output Level LVDS LVPECL BLOCK DIAGRAM VTAP SEL_OUT Pulldown PCLKA Pulldown nPCLKA Pullup QA0 nQA0 QA1 nQA1 QB0 nQB0 QB1 nQB1 PIN ASSIGNMENT PCLKA nPCLKA QA0 nQA0 QA1 nQA1 VTAP GND 1 2 3 4 5 6 7 8 16 15 14 13 12 11 10 9 nPCLKB PCLKB QB0 nQB0 QB1 nQB1 VDD SEL_OUT PCLKB Pulldown Pullup nPCLKB ICS854S204I 16-Lead TSSOP 4.
4mm x 5.
0mm x 0.
925mm package body G Package Top View IDT ™ / ICS™ LVDS, LVPECL FANOUT BUFFER 1 ICS854S204BGI REV.
A JUNE 4, 2008 ICS854S204I LOW S...


Similar Datasheet


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)