DatasheetsPDF.com

EDS2532AABH-1AR2

Elpida Memory
Part Number EDS2532AABH-1AR2
Manufacturer Elpida Memory
Description 256M bits SDRAM
Published Oct 1, 2010
Detailed Description www.DataSheet4U.com DATA SHEET 256M bits SDRAM EDS2532AABH-1AR2 (8M words × 32 bits) Description The EDS2532AABH is a ...
Datasheet PDF File EDS2532AABH-1AR2 PDF File

EDS2532AABH-1AR2
EDS2532AABH-1AR2

Overview
www.
DataSheet4U.
com DATA SHEET 256M bits SDRAM EDS2532AABH-1AR2 (8M words × 32 bits) Description The EDS2532AABH is a 256M bits SDRAM organized as 2,097,152 words × 32 bits × 4 banks.
All inputs and outputs are synchronized with the positive edge of the clock.
It is packaged in 90-ball FBGA.
Pin Configurations /xxx indicate active low signal.
90-ball FBGA 1 2 3 4 5 6 7 8 9 A DQ26 DQ24 VSS VDD DQ23 DQ21 VDDQ VSSQ DQ19 DQ22 DQ20 VDDQ DQ17 DQ18 VDDQ NC A2 A10 NC BA0 /CAS VDD DQ6 DQ1 DQ16 VSSQ DQM2 VDD A0 BA1 /CS A1 A11 /RAS EO Features • • • • • B DQ28 VDDQ VSSQ 3.
3V power supply Clock frequency: 100MHz (max.
) Single pulsed /RAS ×32 organization 4 banks can operate simultaneously and independently • Burst read/write operation and burst read/single write operation capability • Programmable burst length (BL): 1, 2, 4, 8 and full page • 2 variations of burst sequence ⎯ Sequential (BL = 1, 2, 4, 8, full page) ⎯ Interleave (BL = 1, 2, 4, 8) • Programmable /CAS latency (CL): 2, 3 • Byte control by DQM • Address ⎯ 4K Row address /512 column address • Refresh cycles ⎯ 4096 refresh cycles/32ms • Auto refresh • FBGA package with lead free solder (Sn-Ag-Cu) C VSSQ DQ27 DQ25 D VSSQ DQ29 DQ30 E VDDQ DQ31 NC A3 A6 NC A9 NC VSS F VSS DQM3 Document No.
E0517E20 (Ver.
2.
0) Date Published October 2004 (K) Japan URL: http://www.
elpida.
com L G A4 A5 A8 CKE NC H A7 J CLK K DQM1 /WE DQM0 DQ7 VSSQ DQ5 VDDQ DQ3 VDDQ Pr L M N P R VDDQ DQ8 VSSQ DQ10 DQ9 VSSQ DQ12 DQ14 DQ11 VDDQ VSSQ DQ13 DQ15 VSS VDDQ VSSQ DQ4 VDD DQ0 DQ2 This product became EOL in April, 2007.
©Elpida Memory, Inc.
2004 od A0 to A11 BA0, BA1 DQ0 to DQ31 /CS /RAS /CAS /WE DQM0 to DQM3 CKE CLK VDD VSS VDDQ VSSQ NC (Top view) Address inputs Bank select address Data-input/output Chip select Row address strobe Column address strobe Write enable DQ mask enable Clock enable Clock input Power for internal circuit Ground for internal circuit Power for DQ circuit Ground for DQ circuit No connection t uc EDS2532A...


Similar Datasheet


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)