DatasheetsPDF.com

CY7C1524KV18

Part Number	CY7C1524KV18
Manufacturer	Cypress Semiconductor
Description	72-Mbit DDR II SIO SRAM 2-Word Burst Architecture
Published	Apr 15, 2011
Detailed Description	CY7C1522KV18, CY7C1529KV18 CY7C1523KV18, CY7C1524KV18 72-Mbit DDR II SIO SRAM 2-Word Burst Architecture 72-Mbit DDR II ...
Datasheet	CY7C1524KV18 PDF File

Overview

CY7C1522KV18, CY7C1529KV18 CY7C1523KV18, CY7C1524KV18 72-Mbit DDR II SIO SRAM 2-Word Burst Architecture 72-Mbit DDR II SIO SRAM 2-Word Burst Architecture Features ■ ■ ■ ■ ■ Functional Description The CY7C1522KV18, CY7C1529KV18, CY7C1523KV18, and CY7C1524KV18 are 1.
8 V Synchronous Pipelined SRAMs, equipped with DDR II SIO (Double Data Rate Separate I/O) architecture.
The DDR II SIO consists of two separate ports: the read port and the write port to access the memory array.
The read port has data outputs to support read operations and the write port has data inputs to support write operations.
The DDR II SIO has separate data inputs and data outputs to completely eliminate the need to “turnaround” the data bus required with common I/O devices.
Access to each port is accomplished through a common address bus.
Addresses for read and write are latched on alternate rising edges of the input (K) clock.
Write data is registered on the rising edges of both K and K.
Read data is driven on the...

Similar Datasheet

CY7C1524KV18 72-Mbit DDR II SIO SRAM 2-Word Burst Architecture - Cypress Semiconductor

@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)