DatasheetsPDF.com

CY26049-22

Cypress Semiconductor
Part Number CY26049-22
Manufacturer Cypress Semiconductor
Description Global Communications Clock Generator
Published Apr 15, 2011
Detailed Description CY26049-22 FailSafe™ PacketClock™ Global Communications Clock Generator Features • Fully integrated phase-locked loop (...
Datasheet PDF File CY26049-22 PDF File

CY26049-22
CY26049-22


Overview
CY26049-22 FailSafe™ PacketClock™ Global Communications Clock Generator Features • Fully integrated phase-locked loop (PLL) • FailSafe output • PLL driven by a crystal oscillator that is phase aligned with external reference • 100-MHz output from 10-MHz input • Low-jitter, high-accuracy outputs • 3.
3V ± 5% operation • 16-lead TSSOP Benefits • Integrated high-performance PLL tailored for telecommunications frequency synthesis eliminates the need for external loop filter components • When reference is off, DCXO maintains clock outputs and SAFE pin indicates FailSafe conditions • DCXO maintains continuous operation should the input reference clock fail • Glitch-free transition simplifies system design • Works with commonly available, low-cost 10-MHz crystal • Zero-ppm error for all output frequencies • Compatible across industry standard design platforms • Industry standard package with 6.
4 × 5.
0 mm2 footprint and a height profile of just 1.
1 mm Logic Block Diagram e xte rn a l p u lla b le c rysta l (1 0 M H z ) X IN in p u t re fe re n ce (1 0 M H z ) IC L K F A IL S A F E TM CONTROL D IG IT A L C O N TR O LLE D CRYSTAL O S C IL L A T O R PHASE LO C K E D LO O P CLKA 100M H z XOUT OUTPUT D IV ID E R SAFE IC L K d e te cte d www.
DataSheet4U.
com Cypress Semiconductor Corporation Document #: 38-07730 Rev.
** • 3901 North First Street • San Jose, CA 95134 • 408-943-2600 Revised January 12, 2005 CY26049-22 Pin Configuration 16-pin TSSOP Top View ICLK 1 NC 2 NC 3 NC 4 VDD 5 VSS 6 NC 7 XIN 8 16 NC 15 CLKA 14 NC 13 NC 12 VDD 11 VSS 10 SAFE 9 XOUT Pin Description Pin Number Pin Name 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 ICLK NC NC NC VDD VSS NC XIN XOUT SAFE VSS VDD NC NC CLKA NC Reference Input Clock; 10 MHz.
No Connect.
No Connect.
No Connect.
Voltage Supply; 3.
3V.
Ground.
No Connect Pullable Crystal Input; 10 MHz.
Pullable Crystal Output; 10 MHz.
High = reference ICLK within range, Low = reference ICLK out of range.
Ground.
Voltage Supply; 3.
3V.
No Connect.
...



Similar Datasheet


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)