DatasheetsPDF.com

74HC4514

NXP Semiconductors
Part Number 74HC4514
Manufacturer NXP Semiconductors
Description 4-to-16 line decoder/demultiplexer
Published Aug 28, 2012
Detailed Description INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: • The IC06 74HC/HCT/HCU/HCMOS Logic Fam...
Datasheet PDF File 74HC4514 PDF File

74HC4514
74HC4514

Overview
INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: • The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications • The IC06 74HC/HCT/HCU/HCMOS Logic Package Information • The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines www.
DataSheet.
net/ 74HC/HCT4514 4-to-16 line decoder/demultiplexer with input latches Product specification File under Integrated Circuits, IC06 September 1993 Datasheet pdf - http://www.
DataSheet4U.
co.
kr/ Philips Semiconductors Product specification 4-to-16 line decoder/demultiplexer with input latches FEATURES • Non-inverting outputs • Output capability: standard • ICC category: MSI GENERAL DESCRIPTION The 74HC/HCT4514 are high-speed Si-gate CMOS devices and are pin compatible with “4514” of the “4000B” series.
They are specified in compliance with JEDEC standard no.
7A.
74HC/HCT4514 The 74HC/HCT4514 are 4-to-16 line decoders/demultiplexers having four binary weighted address inputs (A0 to A3), with latches, a latch enable input (LE), and an active LOW enable input (E).
The 16 outputs (Q0 to Q15) are mutually exclusive active HIGH.
When LE is HIGH, the selected output is determined by the data on An.
When LE goes LOW, the last data present at An are stored in the latches and the outputs remain stable.
When E is LOW, the selected output, determined by the contents of the latch, is HIGH.
At E HIGH, all outputs are LOW.
The enable input (E) does not affect the state of the latch.
When the “4514” is used as a demultiplexer, E is the data input and A0 to A3 are the address inputs.
QUICK REFERENCE DATA GND = 0 V; Tamb = 25 °C; tr = tf = 6 ns TYPICAL SYMBOL tPHL/ tPLH CI CPD Notes PD = CPD × VCC2 × fi +∑ (CL × VCC2 × fo) where: fi = input frequency in MHz fo = output frequency in MHz ∑ (CL × VCC2 × fo) = sum of outputs CL = output load capacitance in pF VCC = supply voltage in V 2.
For HC the condition is VI = GND to VCC For HCT the condition is VI = GND to VCC − 1.
5 V ORDERING INFORMATION See “74HC/HCT/HCU/HCMOS Logic P...


Similar Datasheet


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)